









TPS61040, TPS61041 SLVS413K - OCTOBER 2002 - REVISED JULY 2022

# TPS6104x Low-Power DC-DC Boost Converter in SOT-23 and WSON Packages

#### 1 Features

- 1.8-V to 6-V Input Voltage Range
- Adjustable Output Voltage Range up to 28 V
- 400-mA (TPS61040) and 250-mA (TPS61041) Internal Switch Current
- Up to 1-MHz Switching Frequency
- 28-µA Typical No-Load Quiescent Current
- 1-µA Typical Shutdown Current
- Internal Soft Start
- Available in SOT23-5, TSOT23-5, and 2-mm × 2-mm × 0.8-mm WSON Packages

# 2 Applications

- LCD Bias Supply
- White-LED Supply for LCD Backlights
- Digital Still Camera
- PDAs, Organizers, and Handheld PCs
- Cellular Phones
- Internet Audio Players
- Standard 3.3-V or 5-V to 12-V Conversion

## 3 Description


The TPS6104x is a high-frequency boost converter dedicated for small to medium LCD bias supply and white LED backlight supplies. The device is ideal to generate output voltages up to 28 V from a dual-cell NiMH/NiCd or a single-cell Li-lon battery. The part can also be used to generate standard 3.3-V or 5-V to 12-V power conversions.


The TPS6104x operates with a switching frequency up to 1 MHz. This frequency allows the use of small external components using ceramic as well as tantalum output capacitors. Together with the thin WSON package, the TPS6104x gives a very small overall solution size. The TPS61040 device has an internal 400-mA switch current limit, while the TPS61041 device has a 250-mA switch current limit, offering lower output voltage ripple and allows the use of a smaller form factor inductor for lower power applications. The low quiescent current (typically 28 µA) together with an optimized control scheme, allows device operation at very high efficiencies over the entire load current range.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)	
	SOT-23 (5)	2.90 mm × 1.60 mm	
TPS61040	SOT (5)	2.90 mm ×1.60 mm	
	WSON (6)	2.00 mm × 2.00 mm	
TPS61041	SOT-23 (5)	2.90 mm ×1.60 mm	
15301041	WSON (6)	2.00 mm × 2.00 mm	

For all available packages, see the orderable addendum at the end of the datasheet.





Copyright © 2016, Texas Instruments Incorporated

**Typical Application Schematic** 



# **Table of Contents**

1 Features	1	8 Application and Implementation	11
2 Applications		8.1 Application Information	
3 Description		8.2 Typical Application	
4 Revision History		8.3 System Examples	
5 Pin Configuration and Functions		9 Power Supply Recommendations	
6 Specifications		10 Layout	
6.1 Absolute Maximum Ratings	4	10.1 Layout Guidelines	
6.2 ESD Ratings		10.2 Layout Example	
6.3 Recommended Operating Conditions		11 Device and Documentation Support	
6.4 Thermal Information		11.1 Third-Party Products Disclaimer	
6.5 Electrical Characteristics		11.2 Support Resources	
6.6 Typical Characteristics		11.3 Trademarks	
7 Detailed Description		11.4 Electrostatic Discharge Caution	
7.1 Overview		11.5 Glossary	
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	20
7.4 Device Functional Modes  4 Revision History	10		
4 Revision History Changes from Revision J (December 2019)	) to Revisi	on K (July 2022) d cross-references throughout the document	<b>Page</b>
4 Revision History  Changes from Revision J (December 2019)  Updated the numbering format for tables, for	<b>) to Revisi</b> digures, and	d cross-references throughout the document	
4 Revision History Changes from Revision J (December 2019) Updated the numbering format for tables, to the Changes from Revision I (December 2016)	) to Revision to Revision	d cross-references throughout the document	Page
4 Revision History Changes from Revision J (December 2019) Updated the numbering format for tables, to the Changes from Revision I (December 2016) Changed DRV package pinout image to should be considered.	) to Revision to Revision therma	on J (December 2019)  Il pad outline and transparent top view	Page
4 Revision History Changes from Revision J (December 2019) Updated the numbering format for tables, to the Changes from Revision I (December 2016) Changed DRV package pinout image to stochanges from Revision H (October 2015) to the Changes from Revision H (October 2015)	) to Revision to Revision thermal	on J (December 2019)  Il pad outline and transparent top view	Page3
4 Revision History Changes from Revision J (December 2019) Updated the numbering format for tables, to the Changes from Revision I (December 2016) Changed DRV package pinout image to stochanges from Revision H (October 2015) to the Changes from Revision H (October 2015)	to Revision to Revision thermal	on J (December 2019) If pad outline and transparent top view	Page3
4 Revision History  Changes from Revision J (December 2019)  Updated the numbering format for tables, the Changes from Revision I (December 2016)  Changed DRV package pinout image to she Changes from Revision H (October 2015) the Changed C <sub>IN</sub> from: 4.7 mF To: 4.7 μF and Changes from Revision G (December 2014)	to Revision to Revision thermal Co Revision Co From:	on J (December 2019) If pad outline and transparent top view	Page Page Page Patic1
4 Revision History  Changes from Revision J (December 2019)  Updated the numbering format for tables, the Changes from Revision I (December 2016)  Changed DRV package pinout image to she Changes from Revision H (October 2015) the Changed C <sub>IN</sub> from: 4.7 mF To: 4.7 μF and Changes from Revision G (December 2014)	to Revision to Revision thermal to Revision C <sub>O</sub> From:  to Revision C <sub>O</sub> From:  to Revision Revision to Revision Revisio	on J (December 2019)  all pad outline and transparent top view	Page Page Page Patic1
4 Revision History  Changes from Revision J (December 2019)  Updated the numbering format for tables, format forma	to Revision to Revision thermal to Revision C <sub>O</sub> From:  to Revision C <sub>O</sub> From:  to Revision 8-4	on J (December 2019)  all pad outline and transparent top view	Page Page Page Page Page Page Page Page



# **5 Pin Configuration and Functions**




Figure 5-1. DDC Package, DBV Package SOT 5 Pins Top View




Figure 5-2. DRV Package WSON 6 Pins Transparent Top View

Table 5-1. Pin Functions

	PIN				
NAME	DDC, DBV NO.	'   DRVNO		DESCRIPTION	
EN	4	3	I	This is the enable pin of the device. Pulling this pin to ground forces the device into shutdown mode reducing the supply current to less than 1 µA. This pin should not be left floating and needs to be terminated.	
FB	3	4	ı	This is the feedback pin of the device. Connect this pin to the external voltage divider to program the desired output voltage.	
GND	2	1	_	Ground	
NC	_	5	_	No connection	
SW	1	6	I	Connect the inductor and the Schottky diode to this pin. This is the switch pin and is connected to the drain of the internal power MOSFET.	
V <sub>IN</sub>	5	2	I	Supply voltage pin	
	-	ThermalPAD	-	Solder to ground plane for heat sink	



# **6 Specifications**

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Supply voltages on pin V <sub>IN</sub> <sup>(2)</sup>	-0.3	7	V
Voltages on pins EN, FB <sup>(2)</sup>	-0.3	V <sub>IN</sub> + 0.3	V
Switch voltage on pin SW (2)	30	30	V
Operating junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±XXX V may actually have higher performance.

# **6.3 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage range	1.8		6	V
V <sub>OUT</sub>	Output voltage range			28	V
L	Inductor <sup>(1)</sup>	2.2	10		μH
f	Switching frequency <sup>(1)</sup>			1	MHz
C <sub>IN</sub>	Input capacitor (1)		4.7		μF
C <sub>OUT</sub>	Output capacitor (1)	1			μF
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

<sup>(1)</sup> See application section for further information.

#### 6.4 Thermal Information

		TPS61040			TPS6		
	THERMAL METRIC(1)		DDC	DRV	DBV	DRV	UNIT
		5 PINS	5 PINS	6 PINS	5 PINS	6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	205.2	214.7	83.0	205.2	83.0	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	118.3	38.5	57.1	118.3	57.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.8	35.4	52.9	34.8	52.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	12.2	0.4	2.4	12.2	2.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	33.9	34.8	53.4	33.9	53.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	_	26.9	_	26.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Document Feedback

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±YYY V may actually have higher performance.



# **6.5 Electrical Characteristics**

 $V_{IN}$  = 2.4 V, EN =  $V_{IN}$ ,  $T_A$  = -40°C to 85°C, typical values are at  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY (	CURRENT	<u>'</u>				
V <sub>IN</sub>	Input voltage range		1.8		6	V
IQ	Operating quiescent current	I <sub>OUT</sub> = 0 mA, not switching, V <sub>FB</sub> = 1.3 V		28	50	μA
I <sub>SD</sub>	Shutdown current	EN = GND		0.1	1	μA
V <sub>UVLO</sub>	Undervoltage lockout threshold			1.5	1.7	V
ENABLE		·				
V <sub>IH</sub>	EN high level input voltage		1.3			V
V <sub>IL</sub>	EN low level input voltage				0.4	V
I <sub>I</sub>	EN input leakage current	EN = GND or V <sub>IN</sub>		0.1	1	μA
POWER S	SWITCH AND CURRENT LIMIT		•			
Vsw	Maximum switch voltage				30	V
t <sub>off</sub>	Minimum off time		250	400	550	ns
t <sub>on</sub>	Maximum on time		4	6	7.5	μs
R <sub>DS(on)</sub>	MOSFET on-resistance	V <sub>IN</sub> = 2.4 V; I <sub>SW</sub> = 200 mA; TPS61040		600	1000	mΩ
R <sub>DS(on)</sub>	MOSFET on-resistance	V <sub>IN</sub> = 2.4 V; I <sub>SW</sub> = 200 mA; TPS61041		750	1250	mΩ
	MOSFET leakage current	V <sub>SW</sub> = 28 V		1	10	μA
I <sub>LIM</sub>	MOSFET current limit	TPS61040	350	400	450	mA
I <sub>LIM</sub>	MOSFET current limit	TPS61041	215	250	285	mA
OUTPUT			•			
V <sub>OUT</sub>	Adjustable output voltage range		V <sub>IN</sub>		28	V
V <sub>ref</sub>	Internal voltage reference			1.233		V
I <sub>FB</sub>	Feedback input bias current	V <sub>FB</sub> = 1.3 V			1	μA
V <sub>FB</sub>	Feedback trip point voltage	1.8 V ≤ V <sub>IN</sub> ≤ 6 V	1.208	1.233	1.258	V
	Line regulation (1)	1.8 V $\leq$ V <sub>IN</sub> $\leq$ 6 V; V <sub>OUT</sub> = 18 V; I <sub>load</sub> = 10 mA; C <sub>FF</sub> = not connected		0.05		%/V
	Load regulation <sup>(1)</sup>	V <sub>IN</sub> = 2.4 V; V <sub>OUT</sub> = 18 V; 0 mA ≤ I <sub>OUT</sub> ≤ 30 mA		0.15		%/mA
		T				

<sup>(1)</sup> The line and load regulation depend on the external component selection. See the application section for further information.



# **6.6 Typical Characteristics**

Table 6-1. Table of Graphs

			FIGURE
η	Efficiency	vs Load current	Figure 6-1, Figure 6-2, Figure 6-3
		vs Input voltage	Figure 6-4
IQ	Quiescent current	vs Input voltage and temperature	Figure 6-5
$V_{FB}$	Feedback voltage	vs Temperature	Figure 6-6
I <sub>SW</sub>	Switch current limit	vs Temperature	Figure 6-7
	Switch current limit	vs Supply voltage, TPS61041	Figure 6-8
I <sub>CL</sub>	Switch current limit	vs Supply voltage, TPS61040	Figure 6-9
D	D	vs Temperature	Figure 6-10
R <sub>DS(on)</sub>	$R_{DS(on)}$	vs Supply voltage	Figure 6-11
	Line transient response		Figure 8-2
	Load transient response		Figure 8-3
	Start-up behavior		Figure 8-4




Figure 6-3. Efficiency vs Load Current






Figure 6-2. Efficiency vs Load Current




Figure 6-4. Efficiency vs Input Voltage

90

88

86

84

82

78


76

72

V<sub>O</sub> = 18 V



# **6.6 Typical Characteristics (continued)**






Figure 6-6. Feedback Voltage vs Free-Air Temperature




Figure 6-7. TPS6104x Switch Current Limit vs Free-Air Temperature




Figure 6-8. TPS61041 Current Limit vs Supply Voltage




Figure 6-9. TPS61040 Current Limit vs Supply Voltage





Figure 6-10. TPS6104x Static Drain-Source On-State Resistance vs Free-Air Temperature



# **6.6 Typical Characteristics (continued)**






# 7 Detailed Description

#### 7.1 Overview

The TPS6104x is a high-frequency boost converter dedicated for small to medium LCD bias supply and white LED backlight supplies. The device is ideal to generate output voltages up to 28 V from a dual-cell NiMH/NiCd or a single cell device Li-lon battery.

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

# 7.3 Feature Description

## 7.3.1 Peak Current Control

The internal switch turns on until the inductor current reaches the typical dc current limit ( $I_{LIM}$ ) of 400 mA (TPS61040) or 250 mA (TPS61041). Due to the internal propagation delay of typical 100 ns, the actual current exceeds the dc current limit threshold by a small amount. The typical peak current limit can be calculated:

$$I_{peak(typ)} = I_{LIM} + \frac{V_{IN}}{L} \times 100 \text{ ns}$$

$$I_{peak(typ)} = 400 \text{ mA} + \frac{V_{IN}}{L} \times 100 \text{ ns for the TPS61040-Q1}$$

$$I_{peak(typ)} = 250 \text{ mA} + \frac{V_{IN}}{L} \times 100 \text{ ns for the TPS61041-Q1}$$
(1)

The higher the input voltage and the lower the inductor value, the greater the peak.

By selecting the TPS6104x, it is possible to tailor the design to the specific application current limit requirements. A lower current limit supports applications requiring lower output power and allows the use of an inductor with a lower current rating and a smaller form factor. A lower current limit usually has a lower output voltage ripple as well.



#### 7.3.2 Soft Start

All inductive step-up converters exhibit high inrush current during start-up if no special precaution is made. This can cause voltage drops at the input rail during start up and may result in an unwanted or early system shut down.

The TPS6104x limits this inrush current by increasing the current limit in two steps starting from  $\frac{|LIM|}{4}$  for 256 cycles to  $\frac{|LIM|}{2}$  for the next 256 cycles, and then full current limit (see Figure 8-4).

#### **7.3.3 Enable**

Pulling the enable (EN) to ground shuts down the device reducing the shutdown current to 1  $\mu$ A (typical). Because there is a conductive path from the input to the output through the inductor and Schottky diode, the output voltage is equal to the input voltage during shutdown. The enable pin needs to be terminated and should not be left floating. Using a small external transistor disconnects the input from the output during shutdown as shown in Figure 8-6.

## 7.3.4 Undervoltage Lockout

An undervoltage lockout prevents misoperation of the device at input voltages below typical 1.5 V. When the input voltage is below the undervoltage threshold, the main switch is turned off.

#### 7.3.5 Thermal Shutdown

An internal thermal shutdown is implemented and turns off the internal MOSFETs when the typical junction temperature of 168°C is exceeded. The thermal shutdown has a hysteresis of typically 25°C. This data is based on statistical means and is not tested during the regular mass production of the IC.

#### 7.4 Device Functional Modes

#### 7.4.1 Operation

The TPS6104x operates with an input voltage range of 1.8 V to 6 V and can generate output voltages up to 28 V. The device operates in a pulse-frequency-modulation (PFM) scheme with constant peak current control. This control scheme maintains high efficiency over the entire load current range, and with a switching frequency up to 1 MHz, the device enables the use of very small external components.

The converter monitors the output voltage, and as soon as the feedback voltage falls below the reference voltage of typically 1.233 V, the internal switch turns on and the current ramps up. The switch turns off as soon as the inductor current reaches the internally set peak current of typically 400 mA (TPS61040) or 250 mA (TPS61041). See *Peak Current Control* for more information. The second criteria that turns off the switch is the maximum on-time of 6 µs (typical). This is just to limit the maximum on-time of the converter to cover for extreme conditions. As the switch is turned off the external Schottky diode is forward biased delivering the current to the output. The switch remains off for a minimum of 400 ns (typical), or until the feedback voltage drops below the reference voltage again. Using this PFM peak current control scheme the converter operates in discontinuous conduction mode (DCM) where the switching frequency depends on the output current, which results in very high efficiency over the entire load current range. This regulation scheme is inherently stable, allowing a wider selection range for the inductor and output capacitor.



# 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS6104x is designed for output voltages up to 28 V with an input voltage range of 1.8 V to 6 V and a switch peak current limit of 400 mA (250 mA for the TPS61041). The device operates in a pulse-frequency-modulation (PFM) scheme with constant peak current control. This control scheme maintains high efficiency over the entire load current range, and with a switching frequency up to 1 MHz, the device enables the use of very small external components. The following section provides a step-by-step design approach for configuring the TPS61040 as a voltage regulating boost converter for LCD bias power supply, as shown in Figure 8-1.

## 8.2 Typical Application

The following section provides a step-by-step design approach for configuring the TPS611040 as a voltage regulating boost converter for LCD bias supply, as shown in Figure 8-1.




Figure 8-1. LCD Bias Supply

#### 8.2.1 Design Requirements

Table 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE	
Input Voltage	1.8 V to 6 V	
Output Voltage	18 V	
Output Current	10 mA	

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Inductor Selection, Maximum Load Current

Because the PFM peak current control scheme is inherently stable, the inductor value does not affect the stability of the regulator. The selection of the inductor together with the nominal load current, input and output voltage of the application determines the switching frequency of the converter. Depending on the application, inductor values from  $2.2\,\mu\text{H}$  to  $47\,\mu\text{H}$  are recommended. The maximum inductor value is determined by the maximum on time of the switch, typically 6  $\mu\text{s}$ . The peak current limit of 400 mA/250 mA (typically) should be reached within this 6- $\mu$ s period for proper operation.

The inductor value determines the maximum switching frequency of the converter. Therefore, select the inductor value that ensures the maximum switching frequency at the converter maximum load current is not exceeded. The maximum switching frequency is calculated by the following formula:

$$f_{S(max)} = \frac{V_{IN(min)} \times (V_{OUT} - V_{IN})}{I_P \times L \times V_{OUT}}$$
(2)

#### where

- I<sub>P</sub> = Peak current as described in Peak Current Control
- L = Selected inductor value
- $V_{IN(min)}$  = The highest switching frequency occurs at the minimum input voltage

If the selected inductor value does not exceed the maximum switching frequency of the converter, the next step is to calculate the switching frequency at the nominal load current using the following formula:

$$f_{S}(I_{load}) = \frac{2 \times I_{load} \times (V_{OUT} - V_{lN} + V_{d})}{I_{p}^{2} \times L}$$
(3)

#### where

- I<sub>P</sub> = Peak current as described in Peak Current Control
- L = Selected inductor value
- I<sub>load</sub> = Nominal load current
- Vd = Rectifier diode forward voltage (typically 0.3 V)

A smaller inductor value gives a higher converter switching frequency, but lowers the efficiency.

The inductor value has less effect on the maximum available load current and is only of secondary order. The best way to calculate the maximum available load current under certain operating conditions is to estimate the expected converter efficiency at the maximum load current. This number can be taken out of the efficiency graphs shown in Figure 6-1 through Figure 6-4. The maximum load current can then be estimated as follows:

$$I_{load(max)} = \eta \frac{I_{p}^{2} \times L \times f_{S(max)}}{2 \times (V_{OUT} - V_{IN})}$$
(4)

#### where

- I<sub>P</sub> = Peak current as described in Peak Current Control
- L = Selected inductor value
- fS<sub>max</sub> = Maximum switching frequency as calculated previously
- η = Expected converter efficiency. Typically 70% to 85%

The maximum load current of the converter is the current at the operation point where the converter starts to enter the continuous conduction mode. Usually the converter should always operate in discontinuous conduction mode.

Last, the selected inductor should have a saturation current that meets the maximum peak current of the converter (as calculated in *Peak Current Control*). Use the maximum value for I<sub>LIM</sub> for this calculation.

Another important inductor parameter is the dc resistance. The lower the dc resistance, the higher the efficiency of the converter. See Table 8-2 and the typical applications for the inductor selection.

10-1)					
DEVICE	INDUCTOR VALUE	COMPONENT SUPPLIER(1)	COMMENTS		
	10 µH	Sumida CR32-100	High efficiency		
10 µH		Sumida CDRH3D16-100	High efficiency		
TPS61040	10 µH	Murata LQH4C100K04	High efficiency		
	4.7 µH	Sumida CDRH3D16-4R7	Small solution size		
	4.7 µH	Murata LQH3C4R7M24	Small solution size		
TPS61041	10 µH	Murata LQH3C100K24	High efficiency Small solution size		

Table 8-2. Recommended Inductor for Typical LCD Bias Supply (see Figure 10-1)

#### 8.2.2.2 Setting the Output Voltage

The output voltage is calculated as:

$$V_{OUT} = 1.233 \text{ V} \times \left(1 + \frac{\text{R1}}{\text{R2}}\right) \tag{5}$$

For battery-powered applications, a high-impedance voltage divider should be used with a typical value for R2 of  $\leq$ 200 k $\Omega$  and a maximum value for R1 of 2.2 M $\Omega$ . Smaller values might be used to reduce the noise sensitivity of the feedback pin.

A feedforward capacitor across the upper feedback resistor R1 is required to provide sufficient overdrive for the error comparator. Without a feedforward capacitor, or one whose value is too small, the TPS6104x shows *double pulses* or a pulse burst instead of single pulses at the switch node (SW), causing higher output voltage ripple. If this higher output voltage ripple is acceptable, the feedforward capacitor can be left out.

The lower the switching frequency of the converter, the larger the feedforward capacitor value required. A good starting point is to use a 10-pF feedforward capacitor. As a first estimation, the required value for the feedforward capacitor at the operation point can also be calculated using the following formula:

$$C_{FF} = \frac{1}{2 \times \pi \times \frac{fS}{20} \times R1}$$
 (6)

#### where

- R1 = Upper resistor of voltage divider
- fS = Switching frequency of the converter at the nominal load current (See *Inductor Selection, Maximum Load Current* for calculating the switching frequency)
- C<sub>FF</sub> = Choose a value that comes closest to the result of the calculation

The larger the feedforward capacitor the worse the line regulation of the device. Therefore, when concern for line regulation is paramount, the selected feedforward capacitor should be as small as possible. See the following section for more information about line and load regulation.

## 8.2.2.3 Line and Load Regulation

The line regulation of the TPS6104x depends on the voltage ripple on the feedback pin. Usually a 50 mV peak-to-peak voltage ripple on the feedback pin FB gives good results.

Some applications require a very tight line regulation and can only allow a small change in output voltage over a certain input voltage range. If no feedforward capacitor  $C_{FF}$  is used across the upper resistor of the voltage feedback divider, the device has the best line regulation. Without the feedforward capacitor the output voltage ripple is higher because the TPS6104x shows output voltage bursts instead of single pulses on the switch pin (SW), increasing the output voltage ripple. Increasing the output capacitor value reduces the output voltage ripple.

<sup>(1)</sup> See Third-Party Products disclaimer

If a larger output capacitor value is not an option, a feed-forward capacitor  $C_{FF}$  can be used as described in the previous section. The use of a feedforward capacitor increases the amount of voltage ripple present on the feedback pin (FB). The greater the voltage ripple on the feedback pin ( $\geq$ 50 mV), the worse the line regulation. There are two ways to improve the line regulation further:

- 1. Use a smaller inductor value to increase the switching frequency which will lower the output voltage ripple, as well as the voltage ripple on the feedback pin.
- Add a small capacitor from the feedback pin (FB) to ground to reduce the voltage ripple on the feedback pin down to 50 mV again. As a starting point, the same capacitor value as selected for the feedforward capacitor C<sub>FF</sub> can be used.

#### 8.2.2.4 Output Capacitor Selection

For best output voltage filtering, a low ESR output capacitor is recommended. Ceramic capacitors have a low ESR value but tantalum capacitors can be used as well, depending on the application.

Assuming the converter does not show double pulses or pulse bursts on the switch node (SW), the output voltage ripple can be calculated as:

$$\Delta V_{out} = \frac{I_{out}}{C_{out}} \times \left(\frac{1}{fS(lout)} - \frac{I_P \times L}{Vout + Vd - Vin}\right) + I_P \times ESR$$
(7)

## where

- I<sub>P</sub> = Peak current as described in Peak Current Control
- L = Selected inductor value
- I<sub>out</sub> = Nominal load current
- fS (I<sub>out</sub>) = Switching frequency at the nominal load current as calculated previously
- Vd = Rectifier diode forward voltage (typically 0.3 V)
- Cout = Selected output capacitor
- ESR = Output capacitor ESR value

See Table 8-3 and the *Typical Application* for choosing the output capacitor.

Table 8-3. Recommended Input and Output Capacitors

DEVICE	CAPACITOR	VOLTAGE RATING	COMPONENT SUPPLIER(1)	COMMENTS
	4.7 μF/X5R/0805	6.3 V	Tayo Yuden JMK212BY475MG	C <sub>IN</sub> /C <sub>OUT</sub>
	10 μF/X5R/0805	6.3 V	Tayo Yuden JMK212BJ106MG	C <sub>IN</sub> /C <sub>OUT</sub>
TPS6104x	1 μF/X7R/1206	25 V	Tayo Yuden TMK316BJ105KL	C <sub>OUT</sub>
	1 μF/X5R/1206	35 V	Tayo Yuden GMK316BJ105KL	C <sub>OUT</sub>
	4.7 µF/X5R/1210	25 V	Tayo Yuden TMK325BJ475MG	C <sub>OUT</sub>

(1) See Third-Party Products disclaimer.

#### 8.2.2.5 Input Capacitor Selection

For good input voltage filtering, low ESR ceramic capacitors are recommended. A 4.7-µF ceramic input capacitor is sufficient for most of the applications. For better input voltage filtering this value can be increased. See Table 8-3 and typical applications for input capacitor recommendations.

#### 8.2.2.6 Diode Selection

To achieve high efficiency a Schottky diode should be used. The current rating of the diode should meet the peak current rating of the converter as it is calculated in *Peak Current Control*. Use the maximum value for I<sub>LIM</sub> for this calculation. See Table 8-4 and the typical applications for the selection of the Schottky diode.




Table 8-4. Recommended Schottk	y Diode for	Typical LCD Bias	Supply (see Figure 10-1)
--------------------------------	-------------	------------------	--------------------------

DEVICE	REVERSE VOLTAGE	COMPONENT SUPPLIER(1)	COMMENTS
	30 V	ON Semiconductor MBR0530	
TPS6104x	20 V	ON Semiconductor MBR0520	
	20 V	ON Semiconductor MBRM120L	High efficiency
	30 V	Toshiba CRS02	

<sup>(1)</sup> See Third-Party Products disclaimer.

# 8.2.3 Application Curves





## 8.3 System Examples




Figure 8-5. LCD Bias Supply With Adjustable Output Voltage




Figure 8-6. LCD Bias Supply With Load Disconnect






Figure 8-7. Positive and Negative Output LCD Bias Supply




Figure 8-8. Standard 3.3-V to 12-V Supply




Figure 8-9. Dual Battery Cell to 5-V/50-mA Conversion Efficiency Approximately Equals 84% at  $V_{IN}$  = 2.4 V to  $V_{IN}$  = 5 V/45 mA







Figure 8-10. White LED Supply With Adjustable Brightness Control Using a PWM Signal on the Enable Pin, Efficiency Approximately Equals 86% at  $V_{\rm IN}$  = 3 V,  $I_{\rm LED}$  = 15 mA



A. A smaller output capacitor value for C2 causes a larger LED ripple.

Figure 8-11. White LED Supply With Adjustable Brightness Control Using an Analog Signal on the Feedback Pin

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



# 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 1.8 V and 6 V. The output current of the input power supply must be rated according to the supply voltage, output voltage and output current of TPS6104x.

# 10 Layout

# 10.1 Layout Guidelines

Typical for all switching power supplies, the layout is an important step in the design; especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show noise problems and duty cycle jitter.

The input capacitor should be placed as close as possible to the input pin for good input voltage filtering. The inductor and diode should be placed as close as possible to the switch pin to minimize the noise coupling into other circuits. Because the feedback pin and network is a high-impedance circuit, the feedback network should be routed away from the inductor. The feedback pin and feedback network should be shielded with a ground plane or trace to minimize noise coupling into this circuit.

Wide traces should be used for connections in bold as shown in Figure 10-1. A star ground connection or ground plane minimizes ground shifts and noise.

#### 10.2 Layout Example




Figure 10-1. Layout Diagram

# 11 Device and Documentation Support

## 11.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 11.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 31-Oct-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS61040DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PHOI	Samples
TPS61040DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QXK	Samples
TPS61040DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QXK	Samples
TPS61040DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCL	Samples
TPS61040DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCL	Samples
TPS61040DRVTG4	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCL	Samples
TPS61041DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	PHPI	Samples
TPS61041DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CAW	Samples
TPS61041DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CAW	Samples
TPS61041DRVTG4	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CAW	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

# PACKAGE OPTION ADDENDUM

www.ti.com 31-Oct-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS61040, TPS61041:

Automotive: TPS61040-Q1, TPS61041-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 13-Mar-2025

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61040DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS61040DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS61040DDCR	SOT-23- THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS61040DDCT	SOT-23- THIN	DDC	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS61040DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS61040DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS61041DBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS61041DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS61041DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS61041DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS61041DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2




www.ti.com 13-Mar-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61040DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS61040DBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS61040DDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TPS61040DDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0
TPS61040DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS61040DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS61041DBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS61041DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS61041DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS61041DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS61041DRVT	WSON	DRV	6	250	205.0	200.0	33.0






## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.

- 4. Support pin may differ or may not be present.






NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  7. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

  5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated