



SLVSF65A - DECEMBER 2020 - REVISED MAY 2021

# TPS92633-Q1 Three-Channel Automotive High-Side LED Driver with Thermal Sharing and Off-Board Binning

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –40°C to 125°C, T<sub>A</sub>
- Wide input voltage range: 4.5 V to 40 V
- Thermal sharing by external shunt resistor
- Low supply current in fault mode
- Three high-precision current regulation:
  - Up to 150-mA current output for each channel
  - ±5% accuracy over full temperature range
  - Independent current setting by resistor
  - Independent PWM pin for brightness control
  - Support off-board brightness binning resistor
  - Support external NTC for current derating
- Low dropout voltage:
  - Maximum dropout: 600 mV at 150 mA
- Diagnostics and protection
  - LED open-circuit with auto-recovery
  - LED short-to-GND with auto-recovery
  - Single LED short-circuit detection with auto-
  - Diagnostic enable with adjustable threshold
  - Fault bus configurable as either one-fails-all-fail or only-failed-channel off (N-1)
  - Thermal shutdown
- Operation junction temperature range: -40°C to 150°C

### 2 Applications

- Automotive exterior rear light: rear lamp, center high mounted stop lamp, side marker
- Automotive exterior small light: door handle, blind spot detection indicator, charging inlet
- Automotive interior light: overhead console, reading lamp
- General-purpose LED driver applications

### 3 Description


The TPS92633-Q1 three-channel LED driver includes an unique thermal management design to reduce temperature rising on the device. The TPS92633-Q1 is a linear driver directly powered by automotive batteries with large voltage variations to output full current loads up to 150 mA per channel. External shunt resistors are leveraged to share output current and dissipate power out of the driver. The TPS92633-Q1 also drives LED units and offboard brightness binning resistors to simplify the manufacturing process and lower whole system cost. Its full-diagnostic capabilities include LED open, LED short-to-GND circuit and single LED short circuit detection.

The one-fails-all-fail feature of TPS92633-Q1 is able to work together with other LED drivers, such as the TPS9261x-Q1, TPS92630/8-Q1, and TPS92830-Q1 devices, to address different requirements.


#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TPS92633-Q1	HTSSOP (20)	6.50 mm × 4.40 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application Diagram** 



**Power Dissipation On Device** 



# **Table of Contents**

1 Features	1	7.4 Device Functional Modes	29
2 Applications	1	8 Application and Implementation	30
3 Description	1	8.1 Application Information	. 30
4 Revision History	2	8.2 Typical Applications	. 30
5 Pin Configuration and Functions	3	9 Power Supply Recommendations	37
6 Specifications		10 Layout	
6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	
6.2 ESD Ratings	4	10.2 Layout Example	
6.3 Recommended Operating Conditions	4	11 Device and Documentation Support	39
6.4 Thermal Information	4	11.1 Receiving Notification of Documentation Updates	39
6.5 Electrical Characteristics	<mark>5</mark>	11.2 Support Resources	. 39
6.6 Timing Requirements	6	11.3 Trademarks	39
6.7 Typical Characteristics	8	11.4 Electrostatic Discharge Caution	39
7 Detailed Description		11.5 Glossary	
7.1 Overview		12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	12	Information	40
7.3 Feature Description			

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision * (December 2020) to Revision A (May 2021)	Page
•	Changed status from "Advance Information" to "Production Data"	1



# **5 Pin Configuration and Functions**




Figure 5-1. PWP Package 20-Pin HTSSOP With PowerPAD™ Package Top View

**Table 5-1. Pin Functions** 

PI	IN	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
SUPPLY	1	I	Device power supply.
EN	2	I	Device enable pin.
IN1	3	I	Current input for channel 1.
IN2	4	I	Current input for channel 2.
IN3	5	I	Current input for channel 3.
DIAGEN	6	I	Enable pin for LED open-circuit detection and single LED short detection to avoid false open and single LED short diagnostics during low-dropout operation.
PWM1	7	I	PWM input for OUT1 and RES1 current output ON/OFF control.
PWM2	8	I	PWM input for OUT2 and RES2 current output ON/OFF control.
PWM3	9	I	PWM input for OUT3 and RES3 current output ON/OFF control.
FAULT	10	I/O	Fault output, support one-fails-all-fail fault bus.
ICTRL	11	0	Resistor programmable voltage reference pin for LED binning resistor or NTC resistor.
SLS_REF	12	0	Resistor programmable voltage reference pin for single LED short threshold.
IREF	13	0	Current reference pin. A 12.3-k $\Omega$ resistor is recommended to be connected between IREF pin and ground.
GND	14	_	Ground.
OUT3	15	0	Current output for channel 3. A 10-nF capacitor is recommended between the pin to GND.
RES3	16	0	Current output for channel 3 with external thermal resistor.
OUT2	17	0	Current output for channel 2. A 10-nF capactitor is recommended between the pin to GND.
RES2	18	0	Current output for channel 2 with external thermal resistor.
OUT1	19	0	Current output for channel 1. A 10-nF capacitor is recommended between the pin to GND.
RES1	20	0	Current output for channel 1 with external thermal resistor.



# **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply	SUPPLY	-0.3	45	V
High-voltage input	DIAGEN, IN1, IN2, IN3, EN, PWM1, PWM2, PMW3	-0.3	V <sub>(SUPPLY)</sub> +0.3	V
High-voltage output	OUT1, OUT2, OUT3, RES1, RES2, RES3, ICTRL	-0.3	V <sub>(SUPPLY)</sub> +0.3	V
Fault bus	FAULT	-0.3	V <sub>(SUPPLY)</sub> +0.3	V
Low-voltage pin	SLS_REF, IREF	-0.3	5.5	V
T <sub>J</sub>	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100 HBM ESD Classification Level	I-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC	All pins	±500	
		Q100-011 CDM ESD Classification Level	Corner pins (SUPPLY, RES1, FAULT, ICTRL)	±750	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

1 3	7	MIN	NOM MAX	UNIT
SUPPLY	Device supply voltage	4.5	40	V
IN1, IN2, IN3	Sense voltage	V <sub>(SUPPL</sub> )	r) - V <sub>(CS_REG)</sub>	V
EN	Device EN pin	0	V <sub>(SUPPLY)</sub>	V
PWM1, PWM2, PWM3	PWM inputs	0	V <sub>(SUPPLY)</sub>	V
DIAGEN	Diagnostics enable pin	0	V <sub>(SUPPLY)</sub>	V
OUT1, OUT2, OUT3, RES1, RES2, RES3	Driver output	0	V <sub>(SUPPLY)</sub>	V
FAULT	Fault bus	0	V <sub>(SUPPLY)</sub>	V
ICTRL	Output current control	0	2.75	V
SLS_REF	Single LED short-circuit reference	0	3.5	V
IREF	Current reference	50	250	μA
Operating ambient temp	rating ambient temperature, T <sub>A</sub>		125	°C

### **6.4 Thermal Information**

		TPS92633-Q1	
	THERMAL METRIC(1)		UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	34	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.3	°C/W

Product Folder Links: TPS92633-Q1



# 6.4 Thermal Information (continued)

		TPS92633-Q1	
	THERMAL METRIC(1)		UNIT
		20 PINS	
ΨЈТ	Junction-to-top characterization parameter	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	18.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	5.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

### 6.5 Electrical Characteristics

 $V_{(SUPPLY)}$  = 5 V to 40 V,  $V_{(EN)}$  = 5V,  $T_J$  = -40°C to +150°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS						
V <sub>(POR_rising)</sub>	Supply voltage POR rising threshold			3.6	4	V
V <sub>(POR_falling)</sub>	Supply voltage POR falling threshold		3.0	3.4		V
I <sub>(SD)</sub>	Device shutdown current	V <sub>(EN)</sub> = 0 V		14	26	μA
I <sub>(Quiescent)</sub>	Device standby ground current	PWM = HIGH		1.5	2.5	mA
I <sub>(Fault)</sub>	Device supply current in fault mode	PWM = HIGH, FAULT externally pulled LOW	0.21	0.330	0.45	mA
LOGIC INPUT	S (EN, DIAGEN, PWM)					
V <sub>IL(EN)</sub>	Input logic-low voltage, EN				0.7	V
V <sub>IH(EN)</sub>	Input logic-high voltage, EN		2.0			V
I <sub>(EN_pulldown)</sub>	EN pulldown current	V <sub>(EN)</sub> = 12 V	1.5	3.3	4.5	μA
V <sub>IL(DIAGEN)</sub>	Input logic-low voltage, DIAGEN		1.045	1.1	1.155	V
V <sub>IH(DIAGEN)</sub>	Input logic-high voltage, DIAGEN		1.14	1.2	1.26	V
V <sub>IL(PWM)</sub>	Input logic-low voltage, PWM		1.045	1.1	1.155	V
V <sub>IH(PWM)</sub>	Input logic-high voltage, PWM		1.14	1.2	1.26	V
CONSTANT-C	URRENT DRIVER					
I <sub>(OUTx_Tot)</sub>	Device output-current for each channel	100% duty cycle	5		150	mA
/	Sense-resistor regulation voltage	$T_A = -40$ °C to +125°C, ICTRL ground	46	50	54	mV
\ <i>I</i>		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, V_{(ICTRL)} = 0.68 \text{ V}$	95	100	105	
V <sub>(CS_REG)</sub>		$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, V_{(ICTRL)} = 1.365 \text{ V}$	192	200	208	
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, V_{(ICTRL)} = 2.75 \text{ V}$	384	400	416	
A\/		$\begin{split} \Delta V_{(CS\_c2c)} &= 1 - V_{(CS\_REGx)} / V_{avg(CS\_REG)}, \\ V_{(ICTRL)} &= 0.68 \text{ V} \end{split}$	-3		+3	%
$\Delta V_{(CS\_c2c)}$	Channel to channel mismatch		-3		+3	%
A\/		$\Delta V_{(CS\_d2d)} = 1 - V_{avg(CS\_REG)}/$ $V_{nom(CS\_REG)}, V_{(ICTRL)} = 0.68 \text{ V}$	-4		+4	%
$\Delta V_{(CS\_d2d)}$	Device to device mismatch	$\Delta V_{(CS\_d2d)} = 1 - V_{avg(CS\_REG)}/V_{nom(CS\_REG)}, V_{(ICTRL)} = 1.365 \text{ V}$	-4		+4	70
R <sub>(CS_REG)</sub>	Sense-resistor range		0.65		20	Ω
	Voltage dropout from INx to OUTx, RESx	current setting of 100 mA		200	400	ps\/
V	open	current setting of 150 mA		300	600	mV
$V_{(DROPOUT)}$	Voltage dropout from INx to RESx, OUTx	current setting of 100 mA		280	600	m=\ /
	open	current setting of 150 mA		400	900	mV
I <sub>(RESx)</sub>	Ratio of RESx current to total current	$I_{(RESx)}/I_{(OUTx\_Tot)}, V_{(INx)} - V_{(RESx)} > 1 V$	95			%
V <sub>(IREF)</sub>	IREF voltage			1.235		V

## **6.5 Electrical Characteristics (continued)**

 $V_{(SUPPLY)} = 5 \text{ V to } 40 \text{ V}, V_{(EN)} = 5 \text{ V}, T_J = -40 ^{\circ}\text{C} \text{ to } +150 ^{\circ}\text{C} \text{ unless otherwise noted}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
N <sub>(ICTRL)</sub>	ICTRL current output ratio	I <sub>(ICTRL)</sub> /I <sub>(IREF)</sub>	9.7	10	10.3	
V <sub>(ICTRL_SAT)</sub>	ICTRL saturated voltage	V <sub>(CS_REG)</sub> = 400 mV		2.75		V
V <sub>(CS_SAT)</sub>	$V_{(SUPPLY)} - V_{(IN)}$	V <sub>(ICTRL)</sub> = 3 V		400		mV
DIAGNOSTICS			<u> </u>			
V <sub>(OPEN_th_rising)</sub>	LED open rising threshold, $V_{(IN)} - V_{(OUT)}$		180	300	420	mV
V <sub>(OPEN_th_falling)</sub>	LED open falling threshold, V <sub>(IN)</sub> – V <sub>(OUT)</sub>			450		mV
V <sub>(SG_th_rising)</sub>	Channel output short-to-ground rising threshold		1.14	1.2	1.26	V
V <sub>(SG_th_falling)</sub>	Channel output short-to-ground falling threshold		0.855	0.9	0.945	V
N <sub>(SLS_REF)</sub>	SLS_REF current output ratio	I <sub>(SLS_REF)</sub> /I <sub>(IREF)</sub>	0.97	1	1.03	
N <sub>(OUT)</sub>	OUT voltage attenuation ratio	V <sub>(OUT)</sub> = 3 to 14 V.	3.84	4	4.16	
I <sub>(Retry)</sub>	Channel output V <sub>(OUT)</sub> short-to-ground retry current		0.64	1.08	1.528	mA
I <sub>(IREF_OPEN_th)</sub>	IREF open threshold			8		μΑ
V <sub>(IREF_SHORT_th)</sub>	IREF short-to-ground threshold			0.6		V
I <sub>(IREF_ST_Clamp)</sub>	Current clamp for IREF shor-to-GND			418		μΑ
FAULT						
V <sub>IL(FAULT)</sub>	Logic input low threshold				0.7	V
$V_{IH(FAULT)}$	Logic input high threshold		2			V
t <sub>(FAULT_rising)</sub>	Fault detection rising edge deglitch time			10		μs
t <sub>(FAULT_falling)</sub>	Fault detection falling edge deglitch time			10		μs
I <sub>(FAULT_pulldown)</sub>	FAULT internal pulldown current	V <sub>(FAULT)</sub> = 0.4 V	2	3	4	mA
I <sub>(FAULT_pullup)</sub>	FAULT internal pullup current		6	10	14	μΑ
I <sub>(FAULT_leakage)</sub>	FAULT leakage current	V <sub>(FAULT)</sub> = 40 V		1	2	μA
THERMAL PRO	TECTION					
T <sub>(TSD)</sub>	Thermal shutdown junction temperature threshold		157	172	187	°C
T <sub>(TSD_HYS)</sub>	Thermal shutdown junction temperature hysteresis			15		°C

# **6.6 Timing Requirements**

		MIN	NOM	MAX	UNIT
<b>t</b>	PWM rising edge delay, $V_{IH(PWM)}$ voltage to 10% of output when $V_{(SUPPLY)}$ = 12 V, $V_{(OUT)}$ = 6 V, $V_{(CS\_REG)}$ = 100 mV, $R_{(SNSx)}$ = 0.665 $\Omega$ and $R_{(RESx)}$ = 56 $\Omega$ , $t_1$ as shown in Figure 7-5		3		μs
t(PWM_delay_rising)	PWM rising edge delay, $V_{IH(PWM)}$ voltage to 10% of output when $V_{(SUPPLY)}$ = 12 V, $V_{(OUT)}$ = 6V, $V_{(CS\_REG)}$ = 50 mV, $P_{(SNSx)}$ = 0.665 $P_{(SNSx)}$ = 56 $P$		4		μs
4	Output current rising from 10% to 90% when $V_{(SUPPLY)}$ = 12 V, $V_{(OUT)}$ = 6 V, $V_{(CS\_REG)}$ = 100 mV, $R_{(SNSx)}$ = 0.665 $\Omega$ and $R_{(RESx)}$ = 56 $\Omega$ , $t_2$ as shown in Figure 7-5		2		μs
t(Current_rising)	Output current rising from 10% to 90% when $V_{(SUPPLY)}$ = 12 V, $V_{(OUT)}$ = 6 V, $V_{(CS\_REG)}$ = 50 mV, $R_{(SNSx)}$ = 0.665 $\Omega$ and $R_{(RESx)}$ = 56 $\Omega$ , $t_2$ as shown in Figure 7-5		2.5		μs
	PWM falling edge delay, $V_{IL(PWM)}$ voltage to 90% of output current when $V_{(SUPPLY)}$ = 12 V, $V_{(OUT)}$ = 6 V, $V_{(CS\_REG)}$ = 100 mV, $R_{(SNSx)}$ = 0.665 $\Omega$ and $R_{(RESx)}$ = 56 $\Omega$ , $t_3$ as shown in Figure 7-5		2.4		μs
t(PWM_delay_falling)	PWM falling edge delay, $V_{IL(PWM)}$ voltage to 90% of output current when $V_{(SUPPLY)}$ = 12 V, $V_{(OUT)}$ = 6 V, $V_{(CS\_REG)}$ = 50 mV, $P_{(SNSx)}$ = 0.665 $P_{(SNSx)}$ and $P_{(RESx)}$ = 56 $P_{(SUPPLY)}$ = 12 To $P_{(SUPPLY)}$ = 12 No.665 $P_{(SUPPLY)}$		2.6		μs




# 6.6 Timing Requirements (continued)

		MIN NOM	MAX	UNIT
t <sub>(Current_falling)</sub>	Output current falling from 90% to 10% when $V_{(SUPPLY)}$ = 12 V, $V_{(OUT)}$ = 6 V, $V_{(CS\_REG)}$ = 100 mV, $R_{(SNSx)}$ = 0.665 $\Omega$ and $R_{(RESx)}$ = 56 $\Omega$ , $t_4$ as shown in Figure 7-5	5		μs
	Output current falling from 90% to 10% when $V_{(SUPPLY)}$ = 12 V, $V_{(OUT)}$ = 6 V, $V_{(CS\_REG)}$ = 50 mV, $V_{(SNSX)}$ = 0.665 $\Omega$ and $V_{(SLSX)}$ = 56 $\Omega$ , $V_{(SLSX)}$ = 56 $V_{(SLSX)}$ = 6 V, $V_{(SLSX)}$ = 6 V, $V_{(SLSX)}$ = 7.5	1		μs
t <sub>(STARTUP)</sub>	PLY rising edge to 10% output current when $C_{(IREF)} = C_{(ICTRL)} = 10 \text{ pF}, V_{(OUT)} = 6$ $C(IREF) = 100 \text{ mV}, R_{(SNSx)} = 0.665 \Omega \text{ and } R_{(RESx)} = 56 \Omega, t_5 \text{ as shown in Figure}$ 85			
t <sub>(IREF_deg)</sub>	IREF pin open and short to GND detection deglitch time	125		μs
t <sub>(OPEN_deg)</sub>	LED-open fault-deglitch time, t <sub>7</sub> as shown in Figure 7-8	125		μs
t <sub>(SG_deg)</sub>	Output short-to-ground detection deglitch time, t <sub>8</sub> as shown in Figure 7-7	125		μs
t <sub>(Recover_deg)</sub>	Open and Short fault recovery deglitch time, t <sub>10</sub> as shown in Figure 7-8 and Figure 7-7	125		μs
t <sub>(SLS_deg)</sub>	Single LED short-circuit detection deglitch time, t <sub>9</sub> as shown in Figure 7-10	135		μs
t <sub>(SLS_retry_interval)</sub>	Single LED short-circuit failure retry interval time, t <sub>11</sub> as shown in Figure 7-10	10000		μs
t <sub>(SLS_retry_period)</sub>	Single LED short-circuit failure retry period time, t <sub>12</sub> as shown in Figure 7-10	300		μs
t <sub>(SLS_retry_deg)</sub>	Single LED short-circuit failure retry deglitch time, t <sub>13</sub> as shown in Figure 7-10	50		μs
t <sub>(FAULT_recovery)</sub>	Fault recovery delay time, t <sub>14</sub> as shown in Figure 7-8, Figure 7-7 and Figure 7-10	50		μs
t <sub>(TSD_deg)</sub>	Thermal over temperature deglitch time	50		μs




### 6.7 Typical Characteristics






# **6.7 Typical Characteristics (continued)**






## **6.7 Typical Characteristics (continued)**





## **6.7 Typical Characteristics (continued)**




### 7 Detailed Description

#### 7.1 Overview

The TPS92633-Q1 three-channel LED driver includes an unique thermal management design to reduce temperature rising on the device. The TPS92633-Q1 is a linear driver directly powered by automotive batteries with large voltage variations to output full current loads up to 150 mA per channel. The current output at each channel can be independently set by external  $R_{(SNS)}$  resistors. Current flows from the supply through the  $R_{(SNSx)}$  resistor into the integrated current regulation circuit and to the LEDs through OUTx pin and RESx pin. All three-channel current is configurable by an external resistor connected to the ICTRL pin. Either a NTC resistor for LED temperature monitor or a LED brightness binning resistor can be connected to ICTRL pin in same board or off-board. The TPS92633-Q1 device supports both supply control and EN/PWM control to turn LED ON/OFF. The LED brightness is also adjustable by voltage dutycycle applied on either SUPPLY or EN/PWM with frequency above 100 Hz. The TPS92633 provides full diagnostics to keep the system operating reliably including LED open/short circuit detection, single LED short circuit detection, supply POR and thermal shutdown protection. The TPS92633-Q1 device is in a HTSSOP package with total 20 leads. The TPS92633-Q1 can be used with other TPS9261x-Q1, TPS92630-Q1 and TPS92830-Q1 family devices together to achieve one-fails-all-fail protection by tying all FAULT pins together as a fault bus.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Power Supply (SUPPLY)

#### 7.3.1.1 Power-On Reset

The TPS92633-Q1 device has an internal power-on-reset (POR) function. When power is applied to the SUPPLY pin, the internal POR circuit holds the device in reset state until  $V_{(SUPPLY)}$  is above  $V_{(POR\ rising)}$ .

### 7.3.1.2 Supply Current in Fault Mode

The TPS92633-Q1 device consumes minimal quiescent current,  $I_{(Fault)}$ , into SUPPLY when the  $\overline{FAULT}$  pin is externally pulled LOW. At the same time, the device shuts down all three output drivers, IREF and ICTRL.

Instruments

If device detects a fault, it pulls down the FAULT pin by an internal constant current, I(FAULT\_pulldown) as a fault indication to the fault bus.

#### 7.3.2 Enable and Shutdown (EN)

The TPS92633-Q1 device has an enable input. When EN is low, the device is in sleep mode with ultra low quiescent current I<sub>(SD)</sub>. This low current helps to save system-level current consumption in applications where battery voltage directly connects to the device without high-side switches.

#### 7.3.3 Reference Current (IREF)

The TPS92633-Q1 device has IREF pin to generate a high accuracy and low temperature shift current reference. The calculated result for  $I_{(IREF)}$  is 100  $\mu$ A when  $R_{(IREF)}$  is 12.3  $k\Omega$ . The  $I_{(IREF)}$  can be programmed by external resistor, R<sub>(IREF)</sub> in the range from 25 μA to 250 μA. The voltage on the IREF pin is regulated to the 1.235 V typically, and the current output on IREF pin can be calculated by using Equation 1.

$$I_{(IREF)} = \frac{V_{(IREF)}}{R_{(IREF)}}$$
(1)

#### where

- V<sub>(IREF)</sub> = 1.235 V (typical)
- R<sub>(IRFF)</sub> = 12.3 kΩ recommended

The R<sub>(IREF)</sub> resistor needs to be placed as close as possible to the IREF pin with a 1-nF ceramic capacitor in parallel to achieve the noise immunity. The off-board R(IREF) setup is not allowed due to the concern of reference current instability.

#### 7.3.4 Constant-Current Output and Setting (INx)

The TPS92633-Q1 device is a high-side current driver for driving LEDs. The device controls each output current through regulating the voltage drop on an external high-side current-sense resistor, R<sub>(SNSx)</sub> between SUPPLY and INx independently for each channel. An integrated error amplifier drives an internal power transistor to maintain the voltage drop on the current-sense resistor  $R_{(SNSx)}$  to  $V_{(CS\ REG)}$ , therefore regulates the current output to target value. When the output current is in regulation, the current value for each channel can be calculated by using Equation 2.

$$I_{(OUTx\_Tot)} = \frac{V_{(CS\_REG)}}{R_{(SNSx)}}$$
(2)

#### where

- V<sub>(CS REG)</sub> is variable according to Equation 3
- x = 1, 2 or 3 for output channel 1, 2 or 3

When the supply voltage drops below total LED string forward voltage plus required headroom voltage, the sum of V<sub>(DROPOUT)</sub> and V<sub>(CS REG)</sub>, the TPS92633-Q1 is not able to deliver enough current output as set by the value of R<sub>(SNSx)</sub>, and the voltage across the current-sense resistor R<sub>(SNSx)</sub> is less than V<sub>(CS REG)</sub>.

### 7.3.5 Analog Current Control (ICTRL)

The TPS92633-Q1 supports analog constant current control for all three output channels together through adjusting the  $V_{(CS\ REG)}$  voltage. As described in Constant-Current Output and Setting (INx), the TPS92633-Q1 regulates each channel output current by maintaining the voltage drop on each R<sub>(SNSx)</sub> same to V<sub>(CS REG)</sub>. The  $V_{(CS\ REG)}$  voltage is adjustable by an external resistor on ICTRL pin. The TPS92633-Q1 outputs a constant current,  $I_{(ICTRL)}$ , on the ICTRL pin and measures the voltage on the ICTRL pin,  $V_{(ICTRL)}$ , to determine the V<sub>(CS REG)</sub>. The I<sub>(ICTRL)</sub> current is 10 times of the I<sub>(IREF)</sub>, and the V<sub>(ICTRL)</sub> is multiplied result of I<sub>(ICTRL)</sub> and R<sub>(ICTRL)</sub>. The TPS92633-Q1 internally clamps the V<sub>(ICTRL)</sub> to maximum 2.75 V. The V<sub>(CS REG)</sub> voltage can be calculated by using Equation 3.

Copyright © 2021 Texas Instruments Incorporated



$$V_{(CS\_REG)} = \frac{I_{(IREF)} \times R_{(ICTRL)} \times 25}{17}$$
(3)

#### where

- I<sub>(IREF)</sub> is in A unit
- $R_{(ICTRL)}$  is in  $\Omega$  unit
- V<sub>(CS REG)</sub> is in V unit

The minimum voltage of  $V_{(CS\ REF)}$  is 50 mV typically to maintain the high accurate current output.

The final total output current for each channel can be calculated by using Equation 4 which is combination of Equation 1, Equation 2 and Equation 3.

$$I_{(OUTx\_Tot)} = \frac{V_{(IREF)} \times R_{(ICTRL)} \times 25}{R_{(IREF)} \times R_{(SNSx)} \times 17}$$
(4)

#### where

- $V_{(IRFF)} = 1.235 \text{ V}$
- R<sub>(IREF)</sub> is in kΩ unit
- $R_{(ICTRL)}^{'}$  is in  $\Omega$  unit
- $R_{(SNSx)}$  is in  $\Omega$  unit
- I<sub>(OUTx Tot)</sub> is in mA unit

The calculated result for  $I_{(OUTx\ Tot)}$  is 147.7 mA when  $R_{(IREF)}$  is 12.3 k $\Omega$ ,  $R_{(ICTRL)}$  is 1000  $\Omega$  and  $R_{(SNSx)}$  is 1 $\Omega$ .

#### 7.3.5.1 Off-Board Brightness Binning Resistor


With analog current control feature, a LED brightness binning resistor can be connected to ICTRL pin to set the output current according to LED brightness bin. The binning resistor can be placed in off-board with LED units. In order to achieve the best performance for the noise rejection, two resistors in serial can be adopted. One resistor is placed as closed as possible to the ICTRL pin in the same PCB board with device, and another one real binning resistor is placed in the other PCB board with LED units together.

As Figure 7-1 illustrated, the  $R_{(ICTRL1)}$  resistor and  $C_{(ICTRL)}$  ceramic capacitor need to be placed as close as possible to the ICTRL pin for noise decoupling. The off-board  $R_{(ICTRL2)}$  resistor can be placed in LED board as real binning resistor. TI recommends a 10-nF ceramic capacitor for  $C_{(ICTRL)}$ .

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated





\*: 10nF ceramic capacitor is recommended for each OUT


Figure 7-1. Application Schematic For Off-Board Brightness Binning Resistor

The  $V_{(CS\ REG)}$  is 50 mV typically when the ICTRL pin is short to GND.

#### 7.3.5.2 NTC Resistor

The analog current control feature also allows to connect a NTC thermistor on ICTRL pin to achieve the LED current derating based on measured PCB board temperature or LED unit temperature. The resistance of NTC thermistor depends on the environment temperature. The resistance of NTC thermistor is decreasing with the temperature rising. It leads to the decreasing of the equivalent resistance of  $R_{(ICTRL)}$  on ICTRL pin and the output current reduction from the calculation based on Equation 2 and Equation 3.

TI recommends to connect a resistor network including NTC thermistor (e.g. NCU18XH103F6SRB) to ICTRL pin as illustrated in below Figure 7-2. The resistor value of R1 and R2 work with NTC thermistor to adjust the equivalent resistance curve depending on the temperature to achieve the system required current derating.




\*: 10nF ceramic capacitor is recommended for each OUT

Figure 7-2. Application Schematic For External NTC Thermistor

#### 7.3.6 Thermal Sharing Resistor (OUTx and RESx)

The TPS92633-Q1 device provides two current output paths for each channel. Current flows from the supply through the  $R_{(SNSx)}$  resistor into the integrated current regulation circuit and to the LEDs through OUTx pin and RESx pin. The current output on both OUTx pin and RESx pin is independently regulated to achieve total required current output. The summed current of OUTx and RESx is equal to the current through the  $R_{(SNSx)}$  resistor in the channel. The OUTx connects to anode of LEDs load in serial directly, however RESx connects to the LEDs through an external resistor to share part of the power dissipation and reduce the thermal accumulation in TPS92633-Q1.

The integrated independent current regulation in TPS92633-Q1 dynamically adjusts the output current on both OUTx and RESx output to maintain the stable summed current for LED. The TPS92633-Q1 always regulates the current output to the RESx pin as much as possible until the RESx current path is saturated, and the rest of required current is regulated from the OUTx. As a result, the most of the current to LED outputs through the RESx pin when the voltage dropout is relatively high between SUPPLY and LED required total forward voltage. In the opposite case, the most of the current to LED outputs through the OUTx pin when the voltage headroom is relatively low between SUPPLY and LED required forward voltage. Figure 7-3 and Figure 7-4 shows the curve of current and power dissipation distributor depending on supply voltage when  $R_{(RESx)}$  is 68.5  $\Omega$ .






Figure 7-4. Power Dissipation vs Supply Voltage

#### 7.3.7 PWM Control (PWMx)

The pulse width modulation (PWM) input of the TPS92633-Q1 functions as enable for the output current. When the voltage applied on the PWM pin is higher than  $V_{\text{IL}(\text{PWM})}$ , the relevant output current is enabled. When the voltage applied on PWM pin is lower than  $V_{\text{IL}(\text{PWM})}$ , the output current is disabled as well as the diagnostic features. Besides output current enable and disable function, the PWM input of TPS92633-Q1 also supports adjustment of the average current output for brightness control when the frequency of applied PWM signal is higher than 100 Hz, which is out of visible frequency range of human eyes. TI recommends a 200-Hz PWM signal with 1% to 100% duty cycle input for brightness control. Please refer to Figure 7-5 for typical timming information and Figure 8-4 for typical PWM dimming application.




Figure 7-5. Power On Sequency and PWM Dimming Timing

The detailed information and value of each time period in Figure 7-5 is described in Timing Requirements.

The TPS92633-Q1 device has three total PWM input pins, PWM1, PWM2 and PWM3, to control each of current output channel independently. PWM1 input controls the output channel1 for both OUT1 and RES1, PWM2 input controls the output channel2 for both OUT2 and RES2, and PWM3 input controls the output channel3 for both OUT3 and RES3.

### 7.3.8 Supply Control

The TPS92633-Q1 can support supply control to turn ON and OFF output current. When the voltage applied on the SUPPLY pin is higher than the LED string forward voltage plus needed headroom voltage at required current, and the PWM pin voltage is high, the output current is turned ON and well regulated. However, when the voltage applied on the SUPPLY pin is lower than  $V_{(POR\_falling)}$ , the output current is turned OFF. With this feature, the power supply voltage in designed pattern can control the output current ON/OFF. The brightness is adjustable if the ON/OFF frequency is fast enough. Because of the high accuracy design of PWM threshold in TPS92633-Q1, it enables a resistor divider on the PWM pin to set the SUPPLY threshold higher than LED forward voltage plus required headroom voltage as shown in Figure 7-6. The headroom voltage is basically the summation of  $V_{(DROPOUT)}$  and  $V_{(CS\_REG)}$ . When the voltage on the PWM pin is higher than  $V_{IH(PWM)}$ , the output current is turned ON. However, when the voltage on the PWM is lower than  $V_{IL(PWM)}$ , the output current is turned OFF. The SUPPLY threshold voltage can be calculated by using Equation 5.






Figure 7-6. Application Schematic For Supply Control LED Brightness

$$V_{(SUPPLY\_PWM\_th\_rising)} = V_{IH(PWM)} \times \left(1 + \frac{R_{(UPPER)}}{R_{(LOWER)}}\right)$$
(5)

#### where

V<sub>IH(PWM)</sub> = 1.26 V (maximum)

#### 7.3.9 Diagnostics

The device is able to detect and protect fault from LED-string short-to-GND, LED-string open-circuit, single LED short-circuit and junction over-temperature scenarios. It also supports one-fails—all-fail fault bus design that can flexibly fit different regulatory requirements.

#### 7.3.9.1 IREF Short-to-GND Detection

The TPS92633-Q1 device has IREF short-to-GND detection through monitoring the voltage on the IREF pin. The IREF pin short-to-GND fault is reported by constantly pulling down the  $\overline{FAULT}$  pin, if the IREF pin voltage,  $V_{(IREF)}$  is lower than  $V_{(IREF\_SHORT\_th)}$  for longer than the deglitch time of  $t_{(IREF\_deg)}$ . The current for all output channels and ICTRL pin are turned off and the current out of IREF pin is clamped to  $I_{(IREF\_ST\_Clamp)}$  when IREF pin short-to-GND fault is detected.

The TPS92633-Q1 recovers to normal operating if the V<sub>(IREF)</sub> voltage rises up over V<sub>(IREF SHORT th)</sub>.

### 7.3.9.2 IREF Open Detection

The TPS92633-Q1 device has IREF open detection through monitoring the current through the IREF pin. The IREF pin open fault is reported by constantly pulling down the  $\overline{FAULT}$  pin, when the current through IREF pin,  $I_{(IREF_QPEN_th)}$  is lower than  $I_{(IREF_QPEN_th)}$  for longer than the deglitch time of  $I_{(IREF_QPEN_th)}$ . The current for all output channels and ICTRL pin are turned off when IREF pin open fault is detected.

The TPS92633-Q1 recovers to normal operating if the I(IREF) current rises up over I(IREF OPEN th).

#### 7.3.9.3 LED Short-to-GND Detection

The TPS92633-Q1 device has LED short-to-GND detection. The LED short-to-GND detection monitors the output voltage when the output current is enabled. Once a short-to-GND LED failure is detected, the device turns off the faulty channel and retries automatically, regardless of the state of the PWM input. When the retry mechanism detects the removal of the LED short-to-GND fault, the device resumes to normal operation.

The TPS92633-Q1 monitors the  $V_{(OUTx)}$  voltage and  $V_{(RESx)}$  voltage of each channel and compares it with the internal reference voltage to detect a short-to-GND failure. When  $V_{(OUTx)}$  or  $V_{(RESx)}$  voltage falls below  $V_{(SG\_th\_falling)}$  longer than the deglitch time of  $t_{(SG\_deg)}$ , the device asserts the short-to-GND fault and pulls low the FAULT pin. During the deglitch time period, if  $V_{(OUTx)}$  and  $V_{(RESx)}$  rises above  $V_{(SG\_th\_rising)}$ , the timer is reset.

Once the TPS92633-Q1 has asserted a short-to-GND fault, the device turns off the faulty output channel and retries automatically with a small current. During retrying the device sources a small current  $I_{(Retry)}$  from SUPPLY to OUT to pull up the LED loads continuously. Once auto-retry detects output voltage rising above  $V_{(SG\_th\_rising)}$ , it clears the short-to-GND fault and resumes to normal operation. Figure 7-7 illustrates the timing for LED short-circuit detection, protection, retry and recovery.




Figure 7-7. LED Short-to-GND Detection and Recovery Timing Diagram

The detailed information and value of each time period in Figure 7-7 is described in Timing Requirements.

### 7.3.9.4 LED Open-Circuit Detection

The TPS92633-Q1 device has LED open-circuit detection. The LED open-circuit detection monitors the output voltage when the current output is enabled. The LED open-circuit detection is only enabled when DIAGEN is HIGH. A short-to-battery fault is also detected and recognized as an LED open-circuit fault.

The TPS92633-Q1 monitors dropout-voltage differences between the IN and OUT pins for each LED channel when PWM is HIGH. The voltage difference  $V_{(INx)} - V_{(OUTx)}$  is compared with the internal reference voltage  $V_{(OPEN\_th\_rising)}$  to detect LED open-circuit incident. When  $V_{(OUTx)}$  rises causing  $V_{(INx)} - V_{(OUTx)}$  less than the  $V_{(OPEN\_th\_rising)}$  voltage and lasts longer the deglitch time of  $t_{(OPEN\_deg)}$ , the device asserts an open-circuit fault. Once a LED open-circuit failure is detected, the internal constant-current sink pulls down the  $\overline{FAULT}$  pin voltage. During the deglitch time period, when  $V_{(OUTx)}$  falls and makes  $V_{(INx)} - V_{(OUTx)}$  larger than  $V_{(OPEN\_th\_falling)}$ , the deglitch timer is reset.

The TPS92633-Q1 shuts down the output current regulation for the faulty channel after LED open-circuit fault is detected. The device sources a small current  $I_{(Retry)}$  from SUPPLY to OUT when DIAGEN input is logic High. Once the fault condition is removed, the device resumes normal operation and releases the FAULT pin. Figure 7-8 illustrates the timing for LED open-circuit detection, protection, retry and recovery.






Figure 7-8. LED Open-Circuit Detection and Recovery Timing Diagram

The detailed information and value of each time period in Figure 7-8 is described in Timing Requirements.

### 7.3.9.5 Single LED Short-Circuit Detection (SLS\_REF)

The TPS92633-Q1 device has single LED short-circuit detection. The single LED short-circuit detection monitors the output voltage when the output current is enabled. Once a single LED short-circuit failure is detected, the device turns off the faulty channel and retries automatically, regardless of the state of the PWM input. If the retry mechanism detects the removal of the single LED short-circuit fault, the device resumes to normal operation.

The TPS92633-Q1 monitors the  $V_{(OUTx)}$  voltage of each channel and internally compares the scale down voltage of  $V_{(OUTx)}$  with an external resistor programmable reference voltage on SLS\_REF to detect a single LED short-circuit failure. When the voltage of  $V_{(OUTx)}$  falls below  $V_{(SLS\_th\_falling)}$  longer than the deglitch time of  $t_{(SLS\_deg)}$ , the device asserts the single LED short-circuit fault and pulls low the FAULT pin. During the deglitch time period, if the scale down voltage of  $V_{(OUTx)}$  rises above  $V_{(SLS\_th\_rising)}$ , the timer is reset.

Once the TPS92633-Q1 has asserted a single LED short-circuit fault, the device turns off the faulty output channel and retries automatically. During retrying the device sources full current from IN to OUT to pull up the LED loads every 10 ms for 300- $\mu$ s period when the PWM input is logic high for the faulty channel. Once auto-retry detects the voltage of  $V_{(OUTx)}$  rising above  $V_{(SLS\_th\_rising)}$ , it clears the single LED short-circuit fault and resumes to normal operation. The  $V_{(SLS\_th\_rising)}$  is 2.5% higher the  $V_{(SLS\_th\_falling)}$ . The scale down ratio for  $V_{(OUTx)}$  is  $N_{(OUT)}$ . Figure 7-9 describes internal diagram for single LED short-circuit detection circuit. And the  $V_{(SLS\_th\_falling)}$  threshold voltage for single LED short-circuit is calculated by using Equation 6.




Figure 7-9. Single LED Short-Circuit Detection Block Diagram

$$V_{(SLS\_th\_falling)} = \frac{N_{(OUT)} \times R_{(SLS\_REF)} \times V_{(IREF)} \times N_{(SLS\_REF)}}{R_{(IREF)}}$$
(6)

#### where

- V<sub>(IREF)</sub> = 1.235 V (typical)
- $R_{(IREF)} = 12.3 \text{ k}\Omega \text{ recommended}$
- R<sub>(SLS\_REF)</sub> is in kΩ unit
- N<sub>(OUT)</sub> = 4 (typical)
- N<sub>(SLS\_REF)</sub> = 1 (typical)

The calculated result for  $V_{(SLS\_th\_falling)}$  is 5.34 V when  $R_{(IREF)}$  is 12.3 k $\Omega$  and  $R_{(SLS\_REF)}$  is 13.3 k $\Omega$ .

Figure 7-10 illustrates the timing for single-LED short-circuit detection, protection, retry and recovery.




Figure 7-10. Single LED Short-Circuit Detection and Recovery Timing Diagram

The detail information and value of each time period in Figure 7-10 is described in Timing Reqquirements.

### 7.3.9.6 LED Open-Circuit and Single LED Short-Circuit Detection Enable (DIAGEN)

The TPS92633-Q1 device supports the DIAGEN pin with an accurate threshold to disable the LED open-circuit and single LED short-circuit diagnostic functions. The DIAGEN pin can be used to enable or disable LED open-circuit detection and single LED short-circuit detection based on SUPPLY pin voltage sensed by an external resistor divider as illustrated in Figure 7-11. When the voltage applied on DIAGEN pin is higher than the threshold  $V_{\text{IH}(\text{DIAGEN})}$ , the device enables LED open-circuit and single LED short-circuit diagnosis. When  $V_{\text{(DIAGEN)}}$  is lower than the threshold  $V_{\text{IL}(\text{DIAGEN})}$ , the device disables LED open-circuit and single LED short-circuit detection.

Only LED open-circuit detection and single LED short-circuit detection can be disabled by pulling down the DIAGEN pin. The LED short-to-GND detection and over-temperature protection cannot be turned off by pulling down the DIAGEN pin. The SUPPLY threshold voltage can be calculated by using Equation 7.




Figure 7-11. Application Schematic For DIAGEN

$$V_{(SUPPLY\_DIAGEN\_th\_falling)} = V_{IL(DIAGEN)} \times \left(1 + \frac{R_{(UPPER)}}{R_{(LOWER)}}\right) \tag{7}$$

where

• V<sub>IL(DIAGEN)</sub> = 1.045 V (minimum)

#### 7.3.9.7 Low Dropout Operation

When the supply voltage drops below LED string total forward voltage plus headroom voltage at required current, the TPS92633-Q1 device operates in low-dropout conditions to deliver current output as close as possible to target value. The actual current output is less than preset value due to insufficient headroom voltage for power transistor. As a result, the voltage across the sense resistor fails to reach the regulation target. The headroom voltage is the summation of  $V_{(DROPOUT)}$  and  $V_{(CS\ REG)}$ .

If the TPS92633-Q1 is designed to operate in low-dropout condition, the open-circuit diagnostics and single LED short-circuit detection must be disabled by pulling the DIAGEN pin voltage lower than  $V_{\text{IL}(\text{DIAGEN})}$ . Otherwise, the TPS92633-Q1 detects an open-circuit fault or single LED short-circuit fault and reports a fault on the  $\overline{\text{FAULT}}$  pin. The DIAGEN pin is used to avoid false diagnostics due to low supply voltage.

#### 7.3.9.8 Over-Temperature Protection

The TPS92633-Q1 device monitors device junction temperature. When the junction temperature reaches thermal shutdown threshold  $T_{(TSD)}$ , the output shuts down. Once the junction temperature falls below  $T_{(TSD)} - T_{(TSD\_HYS)}$ , the device recovers to normal operation. During over-temperature protection, the FAULT pin is pulled low.

#### 7.3.10 FAULT Bus Output With One-Fails-All-Fail

During normal operation, The  $\overline{FAULT}$  pin of TPS92633-Q1 is weakly pulled up by an internal pullup current source,  $I_{(FAULT\_pullup)}$ . If any fault scenario occurs, the  $\overline{FAULT}$  pin is strongly pulled low by the internal pulldown current sink,  $I_{(FAULT\_pulldown)}$  to report out the fault alarm.

Meanwhile, the TPS92633-Q1 also monitors the  $\overline{FAULT}$  pin voltage internally. If the  $\overline{FAULT}$  pin of the TPS92633-Q1 is pulled low by external current sink below  $V_{IL(FAULT)}$ , the current output is turned off even though there is no fault detected on owned outputs. The device does not resume to normal operation until the  $\overline{FAULT}$  pin voltage rises above  $V_{IH(FAULT)}$ .

Based on this feature, the TPS92633-Q1 device is able to construct a FAULT bus by tying FAULT pins from multiple TPS92633-Q1 devices to achieve one-fails-all-fail function as Figure 7-12 showing. The lower side TPS92633-Q1 (B) detects any kind of LED fault and pulls low the FAULT pin. The low voltage on FAULT pin is detected by upper side TPS926133-Q1 (A) because the FAULT pins are connected of two devices. The upper side TPS92633-Q1 (A) turns off all output current for each channel as a result. If the FAULT pins of each TPS92633-Q1 are all connected to drive the base of an external PNP transistor as illustrated in Figure 7-13, the one-fails—all-fail function is disabled and only the faulty channel is turned off.




Figure 7-12. FAULT Bus For One-Fails-All-Fail Application




Figure 7-13. FAULT Bus For One-Fails-Others-On Application



### 7.3.11 FAULT Table

Table 7-1. FAULT Table With DIAGEN = HIGH (Full Function)

	Table 7-1. FAULT			DIAGEN	- mon (i un	uncuon)		
FAULT BUS STATUS	FAULT TYPE	DETECTION MECHANISM	CONTROL INPUT	DEGLITCH TIME	FAULT ACTION	FAULT HANDLING ROUTINE	FAULT RECOVERY	
FAULT = H	IREF short-to- GND	V <sub>(IREF)</sub> < V <sub>(IREF_SHORT_th)</sub>	EN = H	t <sub>(IREF_deg)</sub>	Constant- current pulldown	Device turns all output off. IREF current clamps to I <sub>(IREF_ST_Clamp)</sub> . ICTRL current output are turned off.	Auto recovery	
	IREF open	I <sub>(IREF)</sub> < I(IREF_OEPN_th)	EN = H	t <sub>(IREF_deg)</sub>	Constant- current pulldown	Device turns all output off. ICTRL current are turned off too.	Auto recovery	
	SLS_REF short- to-GND	No detection	EN = H	N/A	No Action	V <sub>(SLS_th_falling)</sub> = 0 V.	Auto recovery	
	SLS_REF open	No detection	EN = H	N/A	No Action	Disable single-LED short-circuit detection.	Auto recovery	
	ICTRL short-to- GND	No detection	EN = H	N/A	No Action	V <sub>(CS_REG)</sub> = 50 mV.	Auto recovery	
	ICTRL open	No detection	EN = H	N/A	No Action	V <sub>(CS_REG)</sub> = 400 mV.	Auto recovery	
	Open-circuit or short-to-supply	$V_{(IN)} - V_{(OUT)} < V_{(OPEN\_th\_rising)}$	EN = H and PWMx = H	t(OPEN_deg)	Constant- current pulldown	Device turns failed output off and retries with constant current I <sub>(retry)</sub> , ignoring the PWM input.	Auto recovery	
	Short-to-ground	$V_{(OUT)} < V_{(SG\_th\_falling)}$ OR $V_{(RES)} < V_{(SG\_th\_falling)}$	EN = H and PWMx = H	t <sub>(SG_deg)</sub>	Constant- current pulldown	Device turns failed output off and retries with constant current I <sub>(retry)</sub> , ignoring the PWM input.	Auto recovery	
	Single LED short-circuit	$ \begin{aligned} &V_{(IN)} - V_{(OUT)} > \\ &V_{(OPEN\_th\_falling)} \\ &\& \\ &V_{(SG\_th\_falling)} \\ &< V_{(OUT)} < \\ &V_{(SLS\_th\_falling)} \end{aligned} $	EN = H and PWMx = H	t(SLS_deg)	Constant- current pulldown	Device turns failed output off and retries every 10 ms by turning output on for 300 µs when PWM input is logic high.	Auto recovery	
	Over-temperature		EN = H	t <sub>(TSD_deg)</sub>	Constant- current pulldown	Device turns all output channels off, SLS_REF and ICTRL off.	Auto recovery	
	Fault is detected	Device turns off remained channels in operation.						
FAULT = L	No fault is detected	Device turns all output channels off, IREF, SLS_REF and ICTRL off.						

Product Folder Links: TPS92633-Q1




### Table 7-2. FAULT Table With DIAGEN = LOW (Full Function)

Table 7-2. FAULT Table With DIAGEN - LOW (Full Function)									
FAULT BUS STATUS	FAULT TYPE	DETECTION MECHANISM	CURRENT OUTPUT	DEGLITCH TIME	FAULT BUS	FAULT HANDLING ROUTINE	FAULT RECOVERY		
FAULT= H	IREF short-to- GND	$V_{(IREF)} < V_{(IREF\_SHORT\_th)}$	EN = H	t <sub>(IREF_deg)</sub>	Constant- current pulldown	Device turns all output off. IREF current clamps to I <sub>(IREF_ST_Clamp)</sub> . ICTRL current output are turned off.	Auto recovery		
	IREF open	I <sub>(IREF)</sub> < I <sub>(IREF_OPEN_th)</sub>	EN = H	t <sub>(IREF_deg)</sub>	Constant- current pulldown	Device turns all output off. ICTRL current are turned off too.	Auto recovery		
	SLS_REF short- to-GND	No detection	EN = H	N/A	No Action	V <sub>(SLS_th_falling)</sub> = 0 V.	Auto recovery		
	SLS_REF open	No detection	EN = H	N/A	No Action	Disable single-LED short-circuit detection.	Auto recovery		
	ICTRL short-to- GND	No detection	EN = H	N/A	No Action	V <sub>(CS_REG)</sub> = 50 mV.	Auto recovery		
	ICTRL open	No detection	EN = H	N/A	No Action	V <sub>(CS_REG)</sub> = 400 mV.	Auto recovery		
	Open-circuit or short-to-supply	Ignored							
	Single LED short- circuit	- Ignored							
	Short-to-ground	$V_{(OUT)} < V_{(SG\_th\_falling)}$ $OR$ $V_{(RES)} < V_{(SG\_th\_falling)}$	EN = H and PWMx = H	t <sub>(SG_deg)</sub>	Constant- current pulldown	Device turns output off and retries with constant current I <sub>(retry)</sub> , ignoring the PWM input.	Auto recovery		
	Over-temperature	$T_J > T_{(TSD)}$	EN = H	t <sub>(TSD_deg)</sub>	Constant- current pulldown	Device turns all output channels off, SLS_REF and ICTRL off.	Auto recovery		
FAULT= L	Fault is detected	Device turns all output channels off and keeps retry on the failed channels.							
	No fault is detected	Device turns all output channels off, IREF, SLS_REF and ICTRL off.							




## 7.3.12 LED Fault Summary

**Table 7-3. LED Connection Fault Summary** 






### 7.3.13 IO Pins Inner Connection







#### 7.4 Device Functional Modes

# 7.4.1 Undervoltage Lockout, V<sub>(SUPPLY)</sub> < V<sub>(POR\_rising)</sub>

When the device is in undervoltage lockout status, the TPS92633-Q1 device disables all functions until the supply rises above the  $V_{(POR\ risinq)}$  threshold.

## 7.4.2 Normal Operation V<sub>(SUPPLY)</sub> ≥ 4.5 V

The device drives an LED string in normal operation. With enough voltage drop across SUPPLY and OUT, the device is able to drive the output in constant-current mode.

### 7.4.3 Low-Voltage Dropout Operation

When the device drives an LED string in low-dropout operation, if the  $V_{(DROPOUT)}$  is less than the open-circuit detection threshold, the device may report a false open-circuit fault or single LED short-circuit fault. TI recommends only enabling the open-circuit detection and single LED short-circuit detection when SUPPLY voltage is enough higher than LED string voltage to avoid a false open-circuit detection.

#### 7.4.4 Fault Mode

When the device detects any fault, the device tries to pull down the  $\overline{FAULT}$  pin with a constant current. If the FAULT bus is pulled down, the device switches to fault mode and consumes a fault current of  $I_{(Fault)}$ .

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

In automotive lighting applications, thermal performance and LED diagnostics are always design challenges for linear LED drivers.

The TPS92633-Q1 device is capable of detecting LED open-circuit, LED short-circuits and single-LED short-circuit. To increase current driving capability, the TPS92633-Q1 device supports using an external shunt resistor to help dissipate heat as following section Thermal Sharing Resistor describes. This method provides a low-cost solution of using external resistors to minimize thermal accumulation on the device itself due to large voltage difference between input voltage and LED string forward voltage, while still keeping high accuracy of the total current output.

### 8.2 Typical Applications

### 8.2.1 BCM Controlled Rear Lamp with One-Fails-All-Fail Setup

The multiple TPS92633-Q1 devices are capable to drive different functions for automotive rear lamp including stop, turn indicator, tail, fog, reverse and center-high-mounted-stop-lamp. The One-Fails-all-Fail single lamp mode can be easily achieved by FAULT bus by shorting the FAULT pins.




Figure 8-1. Typical Application Schematic

### 8.2.1.1 Design Requirements

Input voltage range is from 9 V to 16 V, and a total 9 LEDs, with 3 LEDs in each string required to achieve stop function. The LED maximum forward voltage,  $V_{F\_MAX}$  is 2.5 V for each LED, however the minimum forward voltage,  $V_{F\_MIN}$  is 1.9 V. The current requirement for each LED,  $I_{(LED)}$  is 140 mA. The LED brightness and ON/OFF control is manipulated by body control module, BCM, directly by connecting and disconnecting the power supply to the LED load. Single-LED short-circuit detection is also required.

#### 8.2.1.2 Detailed Design Procedure

STEP 1: Determine the reference current setting resistor, R<sub>(IREF)</sub>, by using Equation 8.

$$R_{(IREF)} = \frac{V_{(IREF)}}{I_{(IREF)}}$$
(8)

where

- V<sub>(IREF)</sub> = 1.235 V (typical)
- I<sub>(IREF)</sub> = 100 μA (recommended)

TI recommends 100  $\mu A$  current for reference current,  $I_{(IREF)}$  if the ICTRL resistor is placed in the same board with TPS92633-Q1. The calculated result for  $R_{(IREF)}$  is 12.3 k $\Omega$  when  $I_{(IREF)}$  = 100  $\mu A$ .

STEP 2: Design the ICTRL resistor, R<sub>(ICTRL)</sub>, for setting the regulation voltage, V<sub>(CS REG)</sub> by using Equation 9.

$$R_{(ICTRL)} = \frac{V_{(CS\_REG)} \times 17}{I_{(IREF)} \times 25}$$
(9)

where

- V<sub>(CS\_REG)</sub> = 100 mV (recommended)
- I<sub>(IREF)</sub> = 100 μA (recommended)

TI recommends 100 mV for reference voltage across current sensing resistor,  $R_{(SNSx)}$  if the ICTRL pin is not used for driving off-board binning resistor or NTC resistor. The calculated result for  $R_{(ICTRL)}$  is 680  $\Omega$  when  $V_{(CS\ REG)} = 100$  mV.

**STEP 3**: Determine the current sensing resistor,  $R_{(SNSx)}$ , by using Equation 10.

$$R_{(SNSx)} = \frac{V_{(IREF)} \times R_{(ICTRL)} \times 25}{R_{(IREF)} \times I_{(OUTx\_Tot)} \times 17}$$
(10)

where

- V<sub>(IREF)</sub> = 1.235 V (typical)
- $R_{(ICTRL)} = 680 \Omega$
- $R_{(IREF)} = 12.3 \text{ k}\Omega$
- I<sub>(OUTx Tot)</sub> = 140 mA

According to design requirements, output current for each channel is same so that the  $R_{(SNS1)} = R_{(SNS2)} = R_{(SNS3)} = 0.717 \Omega$ . Two resistors in parallel are required to achieve equivalent  $0.717-\Omega$  resistance because 0.717  $\Omega$  is not a standard decade resistance value.

**STEP 4**: Design the current distribution between  $I_{(OUTx)}$  and  $I_{(RESx)}$ , and calculate the current sharing resistor,  $R_{(RESx)}$  by using Equation 11. The  $R_{(RESx)}$  value actually decides the current distribution for  $I_{(OUTx)}$  path and  $I_{(RESx)}$  path, basic principle is to design the  $R_{(RESx)}$  to consume appropriate 50% total power dissipation at typical supply operating voltage.

$$R_{(RESx)} = \frac{V_{(SUPPLY)} - V_{(OUTx)}}{I_{(OUTx\_Tot)} \times 0.5}$$
(11)

where

V<sub>(SUPPLY)</sub> = 12 V (typical)

I<sub>(OUTx Tot)</sub> = 140 mA

The calculated result for  $R_{(RESx)}$  resistor value including  $R_{(RES1)}$ ,  $R_{(RES2)}$  and  $R_{(RES3)}$  is 75  $\Omega$  when  $V_{(OUTx)}$  is typical  $3 \times 2.2 \text{ V} = 6.6 \text{ V}$ .

STEP 5: Design the single-LED short-circuit threshold voltage and calculate the value of R(SLS REF) resistor for setting single-LED short-circuit threshold by using Equation 12.

The total forward voltage for three LEDs in serial is  $3 \times 2.5 \text{ V} = 7.5 \text{-V}$  maximum and  $3 \times 1.9 \text{ V} = 5.7 \text{-V}$  minimum. Once anyone of three LEDs is defective with short-circuit behavior, the total forward voltage for remaining two LEDs in serial is 2 × 2.5 V = 5-V maximum and 2 × 1.9 V = 3.8-V minimum. So the 5.3 V is selected to be threshold for single-LED short-circuit, V<sub>(SLS th falling)</sub>.

$$R_{(SLS\_REF)} = \frac{V_{(SLS\_th\_falling)} \times R_{(IREF)}}{N_{(OUT)} \times V_{(IREF)} \times N_{(SLS\_REF)}}$$
(12)

where

- $V_{(IREF)} = 1.235 \text{ V (typical)}$
- $R_{(IREF)}$  = 12.3 k $\Omega$
- $N_{(OUT)} = 4$
- $N_{(SLS REF)} = 1$

The calculated result for  $R_{(SLS\ REF)}$  is 13.3 k $\Omega$  for  $V_{(SLS\ th\ falling)}$  is 5.34 V.

STEP 6: Design the threshold voltage of SUPPLY to enable the LED open-circuit and single-LED short-circuit diagnostics, and calculate voltage divider resistor value for R1 and R2 on DIAGEN pin.

The maximum forward voltage of LED-string is 3 × 2.5 V = 7.5 V. To avoid the open-circuit fault or single-LED short-circuit reported in low-dropout operation conditions, additional headroom between SUPPLY and OUTx needs to be considered. The TPS92633-Q1 device must disable open-circuit detection and single-LED shortcircuit detection when the supply voltage is below LED-string maximum forward voltage plus V<sub>(OPEN th rising)</sub> and  $V_{(CS\ REG)}$ . The voltage divider resistor, R1 and R2 value can be calculated by Equation 13.

$$R_{1} = \left(\frac{V_{\text{(OPEN\_th\_rising)}} + V_{\text{(CS\_REG)}} + V_{\text{(OUTx)}}}{V_{\text{IL(DIAGEN)}}} - 1\right) \times R_{2}$$
(13)

where

- V<sub>(OPEN\_th\_rising)</sub> = 210 mV (maximum)
   V<sub>(CS\_REG)</sub> = 100 mV
   V<sub>IL(DIAGEN)</sub> = 1.045 V (minimum)

- $R_2 = 10 \text{ k}\Omega \text{ (recommended)}$

The calculated result for R1 is 64.9 k $\Omega$  when V<sub>(OUTx)</sub> maximum voltage is 7.5 V and V<sub>(CS REG)</sub> is 100 mV.

STEP 7: Design the threshold voltage of SUPPLY to turn on and off each channel of LED, and calculate voltage divider resistor value for R3 and R4 on PWM input pin.

The minimum forward voltage of LED-string is 3 × 1.9 V = 5.7 V. To make sure the current output on each of LED-string is normal, each LED-string needs to be turned off when SUPPLY voltage is lower than LED minimum required forward voltage plus dropout voltage between INx to OUTx and V<sub>(CS REG)</sub>. The voltage divider resistor, R3 and R4 value can be calculated by Equation 14.


$$R_{3} = \left(\frac{V_{(DROPOUT)} + V_{(CS\_REG)} + V_{(OUTx)}}{V_{IH(PWM)}} - 1\right) \times R_{4}$$
(14)

### where

- V<sub>(DROPOUT)</sub> = 300 mV (typical)
- V<sub>(CS\_REG)</sub> = 100 mV
- V<sub>IH(PWM)</sub> = 1.26 V (maximum)
- $R_4 = 10 \text{ k}\Omega$  (recommended)

The calculated result for R3 is 38.3 k $\Omega$  when V<sub>(OUTx)</sub> minimum voltage is 5.7 V and V<sub>(CS REG)</sub> is 100 mV.

### 8.2.1.3 Application Curves






Figure 8-2. Supply Dimming 80% Brightness

Figure 8-3. Supply Dimming 20% Brightness

### 8.2.2 Independent PWM Controlled Rear Lamp with Off Board LED and Binning Resistor

The TPS92633-Q1 device is able to drive the each current output channel independently by PWM input at PWM1, PWM2 and PWM3 pins. The LED and LED binning resistor can be placed in different PCB to the TPS92633-Q1 device. The LED binning resistor is connected to the ICTRL pin to set the LED current accordingly.




Figure 8-4. Typical Application Schematic

#### 8.2.2.1 Design Requirements

Input voltage range is from 9 V to 16 V, and a total 6 LEDs, with 2 LEDs in each string required to achieve turn indicator function. The LED maximum forward voltage,  $V_{F\_MAX}$  is 2.5 V for each LED, however the minimum forward voltage,  $V_{F\_MIN}$  is 1.9 V. The binning resistor for LED is placed with LED units together in another PCB out of LED driver board. The LED current is 50 mA, 75 mA and 100 mA depending on the brightness bin. Each current output channel is independently controlled by MCU through individual GPIO. Single-LED short-circuit detection is not required.

#### 8.2.2.2 Detailed Design Procedure

TI recommends to short the SLS\_REF pin to GND when single-LED short-circuit is not required.

STEP 1: Determine the reference current setting resistor, R<sub>(IREF)</sub>, by using Equation 15.

$$R_{(IREF)} = \frac{V_{(IREF)}}{I_{(IREF)}}$$
(15)

where

- V<sub>(IREF)</sub> = 1.235 V (typical)
- I<sub>(IREF)</sub> = 200 μA (recommended for off-board binning resistor)

TI recommends 200- $\mu$ A current for reference current,  $I_{(IREF)}$  if the ICTRL resistor is placed in the other board with TPS92633-Q1. The calculated result for  $R_{(IREF)}$  is 6.19 k $\Omega$  when  $I_{(IREF)}$  = 200  $\mu$ A.

**STEP 2**: Design the ICTRL resistor,  $R_{(ICTRL1)}$  and  $R_{(ICTRL2)}$ , for setting the regulation voltage,  $V_{(CS\_REG)}$ , by using Equation 16.

$$R_{(ICTRL1)} + R_{(ICTRL2)} = \frac{V_{(CS\_REG)} \times 17}{I_{(IREF)} \times 25}$$
(16)

where

I<sub>(IREF)</sub> = 200 μA (recommended for off-board binning resistor)

TI recommends 80 mV, 120 mV and 160 mV or reference voltage across current sensing resistor,  $R_{(SNSx)}$ , for three different brightness binning LED. The calculated result for  $R_{(ICTRL1)}$  and  $R_{(ICTRL2)}$  for different brightness bin LED is listed in Table 8-1. It is recommended to choose as large as possible  $R_{(ICTRL1)}$  to achieve the highest noise immunity.

**STEP 3**: Determine the current sensing resistor,  $R_{(SNSx)}$ , by using Equation 17.

$$R_{(SNSx)} = \frac{V_{(IREF)} \times R_{(ICTRL)} \times 25}{R_{(IREF)} \times I_{(OUTx\_Tot)} \times 17}$$
(17)

#### where

- V<sub>(IREF)</sub> = 1.235 V (typical)
- $R_{(IREF)} = 6.19 \text{ k}\Omega$

According to design requirements, output current for each channel is same so that the  $R_{(SNS1)} = R_{(SNS2)} = R_{(SNS3)}$ . The calculated result for  $R_{(SNSX)}$  is listed in Table 8-1.

Table 0-1. Calculated Resistor Table						
	LED Brightness Group A	LED Brightness Group B	LED Brightness Group C			
I <sub>(OUTx_Tot)</sub>	50 mA	75 mA	100 mA			
V <sub>(CS_REG)</sub>	80 mV	120 mV	160 mV			
R <sub>(ICTRL1)</sub> + R <sub>(ICTRL2)</sub>	272 Ω	408 Ω	544 Ω			
R <sub>(ICTRL1)</sub>		270 Ω				
R <sub>(ICTRL2)</sub>	2 Ω	140 Ω	274 Ω			
R <sub>(SNSx)</sub>		1.6 Ω				

Table 8-1. Calculated Resistor Table

**STEP 4**: Design the current distribution between  $I_{(OUTx)}$  and  $I_{(RESx)}$  and calculate the current sharing resistor,  $R_{(RESx)}$ , by using Equation 18. The  $R_{(RESx)}$  value actually decides the current distribution for  $I_{(OUTx)}$  path and  $I_{(RESx)}$  path, basic principle is to design the  $R_{(RESx)}$  to consume appropriate 50% total power dissipation at typical supply operating voltage.

$$R_{(RESx)} = \frac{V_{(SUPPLY)} - V_{(OUTx)}}{I_{(OUTx\_Tot)} \times 0.5}$$
(18)

#### where

- V<sub>(SUPPLY)</sub> = 12 V (typical)
- $I_{(OUTx Tot)} = 100 \text{ mA (maximum)}$

The calculated result for  $R_{(RESx)}$  resistor value including  $R_{(RES1)}$ ,  $R_{(RES2)}$  and  $R_{(RES3)}$  is 152  $\Omega$  when  $V_{(OUTx)}$  is typical 2 × 2.2 V = 4.4 V.

**STEP 5**: Design the threshold voltage of SUPPLY to enable the LED open-circuit and single-LED short-circuit diagnostics, and calculate voltage divider resistor value for **R1** and **R2** on DIAGEN pin.

The maximum forward voltage of LED-string is  $2 \times 2.5 \text{ V} = 5 \text{ V}$ . To avoid the open-circuit fault reported in low-dropout operation conditions, additional headroom between SUPPLY and OUTx needs to be considered. The TPS92633-Q1 device must disable open-circuit detection when the supply voltage is below LED-string maximum forward voltage plus  $V_{\text{(OPEN\_th\_rising)}}$  and  $V_{\text{(CS\_REG)}}$ . The voltage divider resistor, R1 and R2 value can be calculated by Equation 19.

Copyright © 2021 Texas Instruments Incorporated



$$R_{1} = \left(\frac{V_{\text{(OPEN\_th\_rising)}} + V_{\text{(CS\_REG)}} + V_{\text{(OUTx)}}}{V_{\text{IL(DIAGEN)}}} - 1\right) \times R_{2}$$
(19)


#### where

- $$\begin{split} &V_{(OPEN\_th\_rising)} = 210 \text{ mV (maximum)} \\ &V_{(CS\_REG)} = 160 \text{ mV (maximum)} \\ &V_{IL(DIAGEN)} = 1.045 \text{ V (minimum)} \end{split}$$

- $R_2 = 10 \text{ k}\Omega \text{ (recommended)}$

The calculated result for R1 is 41.2 k $\Omega$  when  $V_{(OUTx)}$  maximum voltage is 5 V and  $V_{(CS\ REG)}$  is 160 mV maximum.

### 8.2.2.3 Application Curves





# 9 Power Supply Recommendations

The TPS92633-Q1 is designed to operate from an automobile electrical power system within the range specified in Power Supply. The  $V_{(SUPPLY)}$  input must be protected from reverse voltage and load dump condition over 40 V. The impedance of the input supply rail must be low enough that the input current transient does not cause drop below LED string required forward voltage. If the input supply is connected with long wires, additional bulk capacitance may be required in addition to normal input capacitor.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



# 10 Layout

## 10.1 Layout Guidelines

Thermal dissipation is the primary consideration for TPS92633-Q1 layout.

- TI recommends large thermal dissipation area in both top and bottom layers of PCB. The copper pouring
  area in same layer with TPS92633-Q1 footprint should directly cover the thermal pad land of the device with
  wide connection as much as possible. The copper pouring in opposite PCB layer or inner layers should be
  connected to thermal pad directly through multiple thermal vias.
- TI recommends to place R<sub>(RESx)</sub> resistors away from the TPS92633-Q1 device with more than 20-mm distance because R<sub>(RESx)</sub> resistors are dissipating some amount of the power as well as the TPS92633-Q1. It is better to place two heat source components apart to reduce the thermal accumulation concentrated at small PCB area. The large copper pouring area is also required surrounding the R<sub>(RESx)</sub> resistors for helping thermal dissipating.

The noise immunity is the secondary consideration for TPS92633-Q1 layout.

- TI recommends to place the noise decoupling capacitors for SUPPLY, ICTRL and IREF pins as close as
  possible to the pins.
- TI recommends to place the R<sub>(SNSx)</sub> resistor as close as possible to the INx pins with the shortest PCB track to SUPPLY pin.

## 10.2 Layout Example




Figure 10-1. TPS92633-Q1 Example Layout Diagram

Submit Document Feedback



## 11 Device and Documentation Support

## 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.3 Trademarks

PowerPAD™ is a trademark of TI.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Ibmit Document Feedback

Product Folder Links: TPS92633-Q1

www.ti.com 7-Jun-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS92633QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	92633Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	TPS92633QPWPRQ1	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022




## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	TPS92633QPWPRQ1	HTSSOP	PWP	20	2000	356.0	356.0	35.0	

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters

<u>/A</u> Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated