



Support & training



UCC27200, UCC27201 SLUS746D - DECEMBER 2006 - REVISED JULY 2024

# UCC2720x 120V, 3A/3A Half-Bridge Driver with 8V UVLO

### 1 Features

- Drives two N-channel MOSFETs in high-side and low-side configuration
- Negative voltage handling on HS (-5V)
- Maximum boot voltage of 120V
- Maximum VDD voltage of 20V
- On-chip 0.65V V<sub>F</sub>, 0.65 $\Omega$  R<sub>D</sub> bootstrap diode
- 22ns propagation delay times
- 3A sink and 3A source output currents
- 8ns rise and 7ns fall time with 1000pF load
- 1ns delay matching
- Undervoltage lockout for high-side and low-side driver
- Specified from -40°C to 150°C

### 2 Applications

- Solar power optimizers and micro inverters
- Telecom and merchant power supplies
- Online and offline UPS
- Energy storage systems
- Battery test equipment

### **3 Description**


The UCC2720x family of high-frequency N-channel MOSFET drivers include a 120V bootstrap diode and high-side and low-side drivers with independent inputs for maximum control flexibility. This allows for N-channel MOSFET control in half-bridge, fullbridge, two-switch forward, and active clamp forward converters. The low-side and the high-side gate drivers are independently controlled and matched to 1ns between the turnon and turnoff of each other.

An on-chip bootstrap diode eliminates the external discrete diodes. Undervoltage lockout is provided for both the high-side and the low-side drivers forcing the outputs low if the drive voltage is below the specified threshold.

Two versions of the UCC2720x are offered. The UCC27200 has high noise immune CMOS input thresholds while the UCC27201 has TTL compatible thresholds.

#### Device Information <sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	D (SOIC, 8)	3.9mm × 4.9mm
UCC2720x	DDA (PowerPAD <sup>™</sup> SOIC, 8)	3.9mm × 4.9mm
	DRM (VSON, 8)	4.0mm × 4.0mm



Simplified Application Diagram






# **Table of Contents**


4 Pin Configuration and Functions35 Specifications45.1 Absolute Maximum Ratings45.2 ESD Ratings45.3 Recommended Operating Conditions45.4 Thermal Information45.5 Electrical Characteristics55.6 Switching Characteristics65.7 Timing Diagrams75.8 Typical Characteristics86 Detailed Description116.1 Overview116.2 Functional Block Diagram11	2	Features. Applications. Description	1
5.1 Absolute Maximum Ratings.45.2 ESD Ratings.45.3 Recommended Operating Conditions.45.4 Thermal Information.45.5 Electrical Characteristics.55.6 Switching Characteristics.65.7 Timing Diagrams.75.8 Typical Characteristics.86 Detailed Description.116.1 Overview.116.2 Functional Block Diagram.116.3 Feature Description.11			
5.2 ESD Ratings45.3 Recommended Operating Conditions45.4 Thermal Information45.5 Electrical Characteristics55.6 Switching Characteristics65.7 Timing Diagrams75.8 Typical Characteristics86 Detailed Description116.1 Overview116.2 Functional Block Diagram116.3 Feature Description11	5		
5.3 Recommended Operating Conditions		5.1 Absolute Maximum Ratings	4
5.4 Thermal Information45.5 Electrical Characteristics55.6 Switching Characteristics65.7 Timing Diagrams75.8 Typical Characteristics86 Detailed Description116.1 Overview116.2 Functional Block Diagram116.3 Feature Description11		5.2 ESD Ratings	4
5.5 Electrical Characteristics55.6 Switching Characteristics65.7 Timing Diagrams75.8 Typical Characteristics86 Detailed Description116.1 Overview116.2 Functional Block Diagram116.3 Feature Description11		5.3 Recommended Operating Conditions	4
5.6 Switching Characteristics.65.7 Timing Diagrams75.8 Typical Characteristics.86 Detailed Description116.1 Overview.116.2 Functional Block Diagram.116.3 Feature Description.11		5.4 Thermal Information	4
5.7 Timing Diagrams75.8 Typical Characteristics86 Detailed Description116.1 Overview116.2 Functional Block Diagram116.3 Feature Description11			
5.7 Timing Diagrams75.8 Typical Characteristics86 Detailed Description116.1 Overview116.2 Functional Block Diagram116.3 Feature Description11		5.6 Switching Characteristics	6
5.8 Typical Characteristics.86 Detailed Description.116.1 Overview.116.2 Functional Block Diagram.116.3 Feature Description.11		5.7 Timing Diagrams	7
6 Detailed Description116.1 Overview116.2 Functional Block Diagram116.3 Feature Description11		5.8 Typical Characteristics	8
6.2 Functional Block Diagram	6	Detailed Description1	1
6.3 Feature Description11		6.1 Overview1	1
		6.2 Functional Block Diagram1	1
6.4 Device Functional Modes12		6.4 Device Functional Modes1	2

7 Application and Implementation	
7.1 Application Information	13
7.2 Typical Application	.13
8 Power Supply Recommendations	.18
9 Layout	.19
9.1 Layout Guidelines	
9.2 Layout Example	
10 Device and Documentation Support	.20
10.1 Third-Party Products Disclaimer	20
10.2 Documentation Support	20
10.3 Receiving Notification of Documentation Updates.	.20
10.4 Support Resources	20
10.5 Trademarks	
10.6 Electrostatic Discharge Caution	.20
10.7 Glossary	
11 Revision History	
12 Mechanical, Packaging, and Orderable	
Information	22




### **4** Pin Configuration and Functions












Figure 4-3. DRM Package 8-Pin VSON Top View

#### Table 4-1. Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.		DESCRIPTION
НВ	2	I	High-side bootstrap supply. The bootstrap diode is on-chip but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is $0.022\mu$ F to $0.1\mu$ F, the value is dependent on the gate charge of the high-side MOSFET however.
HI	5	I	High-side input.
НО	3	0	High-side output. Connect to the gate of the high-side power MOSFET.
нѕ	4	I	High-side source connection. Connect to source of high-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.
LI	6	I	Low-side input.
LO	8	0	Low-side output. Connect to the gate of the low-side power MOSFET.
VDD	1	I	Positive supply to the lower gate driver. Decouple this pin to VSS (GND). Typical decoupling capacitor range is $0.22\mu$ F to $1\mu$ F.
VSS	7	0	Negative supply terminal for the device which is generally grounded.
PowerPAD	PAD	_	Used on the DDA and DRM packages only. Electrically referenced to VSS (GND) <sup>(1)</sup> . Connect to a large thermal mass trace or GND plane to dramatically improve thermal performance.

(1) The thermal pad is not directly connected to any leads of the package; however, it is electrically and thermally connected to the substrate which is the ground of the device.



### **5** Specifications

#### 5.1 Absolute Maximum Ratings

Over operating free-air temperature range and all voltages are with respect to V<sub>ss</sub> (unless otherwise noted).<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage		-0.3	20	V
V <sub>HI</sub> , V <sub>LI</sub>	Input voltages on HI and LI		-0.3	20	V
V		DC	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>LO</sub>	Output voltage on LO	Repetitive pulse < 100 ns <sup>(2)</sup>	-2	V <sub>DD</sub> + 0.3	V
		DC	V <sub>HS</sub> – 0.3	V <sub>HB</sub> + 0.3	V
V <sub>HO</sub>	Output voltage on HO	Repetitive pulse < 100 ns <sup>(2)</sup>	V <sub>HS</sub> – 2	V <sub>HB</sub> + 0.3	V
V	Veltare en LIC	DC	-1	120	V
V <sub>HS</sub>	Voltage on HS	Repetitive pulse < 100 ns <sup>(2)</sup>	-5	120	V
V <sub>HB</sub>	Voltage on HB		-0.3	120	V
	Voltage on HB-HS		-0.3	20	V
TJ	Operating junction temperature		-40	150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Values are verified by characterization and are not production tested.

#### 5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

Over operating free-air temperature range and all voltages are with respect to V<sub>ss</sub> (unless otherwise noted).

		M	IN NON	MAX	UNIT
V <sub>DD</sub>	Supply voltage		8 12	17	V
V	Voltage on HS		-1	105	
V <sub>HS</sub>	Voltage on HS (repetitive pulse < 100 ns) <sup>(1)</sup>		-5	110	v
V <sub>HB</sub>	Voltage on HB	V <sub>HS</sub> + 8	.0	115	
SR <sub>HS</sub>	Voltage slew rate on HS			50	V/ns
TJ	Operating junction temperature	_	40	150	°C

(1) Values are verified by characterization and are not production tested.

#### **5.4 Thermal Information**

		U			
THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DDA (PowerPad™ SOIC)	DRM (VSON)	UNIT
		8 Pins	8 Pins	8 Pins	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	112.5	44.8	46.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	52.1	68.5	41.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	59.6	20	21.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	7	6.9	1.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	58.7	20	21.2	°C/W

4 Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



### 5.4 Thermal Information (continued)

		U				
	THERMAL METRIC <sup>(1)</sup>	D (SOIC) DDA (PowerPad™ SOIC)		DRM (VSON)	UNIT	
			8 Pins	8 Pins		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	-	8.4	9.1	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### **5.5 Electrical Characteristics**

 $V_{DD} = V_{HB} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}$ , No load on LO or HO,  $T_A = T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	URRENTS					
I <sub>DD</sub>	VDD quiescent current	V <sub>LI</sub> = V <sub>HI</sub> = 0 V		0.11	0.8	mA
I <sub>DDO</sub>	VDD operating current	f = 500 kHz, C <sub>LOAD</sub> = 0		1	3	mA
I <sub>HB</sub>	Boot voltage quiescent current	V <sub>LI</sub> = V <sub>HI</sub> = 0 V		0.065	0.8	mA
I <sub>HBO</sub>	Boot voltage operating current	f = 500 kHz, C <sub>LOAD</sub> = 0		0.9	3	mA
I <sub>HBS</sub>	HB to VSS quiescent current	V <sub>HS</sub> = V <sub>HB</sub> = 105 V		0.0005	1	μA
I <sub>HBSO</sub>	HB to VSS operating current	f = 500 kHz, C <sub>LOAD</sub> = 0		0.03		mA
INPUT						
V <sub>HIT</sub>	Input voltage high threshold			6	8	V
V <sub>LIT</sub>	Input voltage low threshold	UCC27200	3	5.6		V
VIHYS	Input voltage hysteresis			0.4		V
R <sub>IN</sub>	Input pulldown resistance	UCC27200, V <sub>IN</sub> = 3V	100	200	350	kΩ
V <sub>HIT</sub>	Input voltage high threshold		1.9	2.3	2.7	V
V <sub>LIT</sub>	Input voltage low threshold	UCC27201	1.3	1.6	1.9	V
VIHYS	Input voltage hysteresis			0.7		V
R <sub>IN</sub>	Input pulldown resistance	UCC27201, V <sub>IN</sub> = 3V		68		kΩ
UNDERVO	DLTAGE PROTECTION (UVLO)					
V <sub>DDR</sub>	VDD rising threshold		6.2	7.1	7.8	V
V <sub>DDHYS</sub>	VDD threshold hysteresis			0.5		V
V <sub>HBR</sub>	VHB rising threshold		5.8	6.7	7.2	V
V <sub>HBHYS</sub>	VHB threshold hysteresis			0.4		V
BOOTSTR	AP DIODE					
V <sub>F</sub>	Low-current forward voltage	Ι <sub>VDD - HB</sub> = 100 μA		0.65	0.85	V
V <sub>FI</sub>	High-current forward voltage	I <sub>VDD - HB</sub> = 100 mA		0.85	1.1	V
R <sub>D</sub>	Dynamic resistance, ΔVF/ΔI	I <sub>VDD - HB</sub> = 120 mA and 100 mA		0.65	1	Ω
LO GATE	DRIVER					
V <sub>LOL</sub>	Low level output voltage	I <sub>LO</sub> = 100 mA		0.1	0.4	V
V <sub>LOH</sub>	High level output voltage	$I_{LO}$ = -100 mA, $V_{LOH}$ = $V_{DD} - V_{LO}$		0.13	0.42	V
	Peak pullup current <sup>(1)</sup>	V <sub>LO</sub> = 0 V		3		А
	Peak pulldown current <sup>(1)</sup>	V <sub>LO</sub> = 12 V		3		А
HO GATE	DRIVER					
V <sub>HOL</sub>	Low level output voltage	I <sub>HO</sub> = 100 mA		0.1	0.4	V
V <sub>НОН</sub>	High level output voltage	$I_{HO}$ = -100 mA, $V_{HOH}$ = $V_{HB}$ - $V_{HO}$		0.13	0.42	V
	Peak pullup current <sup>(1)</sup>	V <sub>HO</sub> = 0 V		3		А
	Peak pulldown current <sup>(1)</sup>	V <sub>HO</sub> = 12 V		3		А

(1) Parameter not tested in production.



#### **5.6 Switching Characteristics**

 $V_{DD} = V_{HB} = 12 \text{ V}, \text{ V}_{HS} = V_{SS} = 0 \text{ V}, \text{ No load on LO or HO}, \text{ T}_{A} = \text{T}_{J} = -40^{\circ}\text{C} \text{ to } +150^{\circ}\text{C} \text{ (unless otherwise noted)}.$ 


PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
PROPAGA	ATION DELAYS				
t <sub>DLFF</sub>	VLI falling to VLO falling	$C_{LOAD}$ = 0 pF, from V <sub>LIT</sub> of LI to 90% of LO falling	22	50	ns
t <sub>DHFF</sub>	VHI falling to VHO falling	$C_{LOAD}$ = 0 pF, from V <sub>IT</sub> of HI to 90% of HO falling	22	50	ns
t <sub>DLRR</sub>	VLI rising to VLO rising	$C_{LOAD}$ = 0 pF, from V <sub>HIT</sub> of LI to 10% of LO rising	22	50	ns
t <sub>DHRR</sub>	VHI rising to VHO rising	$C_{LOAD}$ = 0 pF, from V <sub>HIT</sub> of HI to 10% of HO rising	22	50	ns
DELAY MA	ATCHING				
t <sub>MON</sub>	LI ON, HI OFF		1	7	ns
t <sub>MOFF</sub>	LI OFF, HI ON		1	7	ns
OUTPUT F	RISE AND FALL TIME			·	
t <sub>R_LO</sub>	LO rise time	C <sub>LOAD</sub> = 1000 pF, from 10% to 90%	8		ns
t <sub>R_HO</sub>	HO rise time	C <sub>LOAD</sub> = 1000 pF, from 10% to 90%	8		ns
t <sub>F_LO</sub>	LO fall time	C <sub>LOAD</sub> = 1000 pF, from 10% to 90%	7		ns
t <sub>F_HO</sub>	HO fall time	C <sub>LOAD</sub> = 1000 pF, from 10% to 90%	7		ns
t <sub>R_LO_p1</sub>	LO rise time (3 V to 9 V)	C <sub>LOAD</sub> = 0.1 µF, (3V to 9V)	0.26	0.6	μs
t <sub>R_HO_p1</sub>	HO rise time (3 V to 9 V)	C <sub>LOAD</sub> = 0.1 µF, (3V to 9V)	0.26	0.6	μs
t <sub>F_LO_p1</sub>	LO fall time (9 V to 3 V)	C <sub>LOAD</sub> = 0.1 µF, (9V to 3V)	0.22	0.6	μs
t <sub>F_HO_p1</sub>	HO fall time (9 V to 3 V)	C <sub>LOAD</sub> = 0.1 µF, (9V to 3V)	0.22	0.6	μs
MISCELLA	ANEOUS			·	
t <sub>IN_PW</sub>	Minimum input pulse width that changes the output LO			50	ns
t <sub>IN_PW</sub>	Minimum input pulse width that changes the output HO			50	ns
t <sub>OFF_BSD</sub>	Bootstrap diode turnoff time <sup>(1)</sup> <sup>(2)</sup>	I <sub>F</sub> = 20 mA, I <sub>REV</sub> = 0.5 A <sup>(3)</sup>	20		ns

Parameter not tested in production. (1)

(2) Typical values for  $T_A = 25^{\circ}$ C. (3)  $I_F$ : Forward current applied to bootstrap diode,  $I_{REV}$ : Reverse current applied to bootstrap diode.




### 5.7 Timing Diagrams








#### **5.8 Typical Characteristics**






#### 5.8 Typical Characteristics (continued)





#### 5.8 Typical Characteristics (continued)






### 6 Detailed Description

#### 6.1 Overview

The UCC27200 and UCC27201 are high-side and low-side drivers. The high-side and low-side each have independent inputs which allow maximum flexibility of input control signals in the application. The boot diode for the high-side driver bias supply is internal to the UCC27200 and UCC27201. The UCC27200 is the CMOS compatible input version and the UCC27201 is the TTL or logic compatible version. The high-side driver is referenced to the switch node (HS) which is typically the source pin of the high-side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to VSS which is typically ground. The functions contained are the input stages, UVLO protection, level shift, boot diode, and output driver stages.

#### 6.2 Functional Block Diagram



### 6.3 Feature Description

#### 6.3.1 Input Stages

The input stages provide the interface to the PWM output signals. The input impedance of the UCC27200 is  $200k\Omega$  nominal and input capacitance is approximately 4pF. The  $200k\Omega$  is a pulldown resistance to VSS (ground). The CMOS compatible input of the UCC27200 provides a rising threshold of 6V and falling threshold of 5.6V. The inputs of the UCC27200 are intended to be driven from 0 to VDD levels.

The input stages of the UCC27201 incorporate an open drain configuration to provide the lower input thresholds. The input impedance is  $68k\Omega$  nominal and input capacitance is approximately 4pF. The  $68k\Omega$  is a pulldown resistance to VSS (ground). The logic level compatible input provides a rising threshold of 2.3V and a falling threshold of 1.6V.

#### 6.3.2 Undervoltage Lockout (UVLO)

The bias supplies for the high-side and low-side drivers have undervoltage lockout (UVLO) protection. VDD as well as VHB to VHS differential voltages are monitored. The VDD UVLO disables both drivers when VDD is below the specified threshold. The rising VDD threshold is 7.1V with 0.5V hysteresis. The VHB UVLO disables only the high-side driver when the VHB to VHS differential voltage is below the specified threshold. The VHB UVLO disables up to VHS differential voltage is below the specified threshold. The VHB to VHS differential voltage is below the specified threshold. The VHB UVLO disables up to VHS differential voltage is below the specified threshold. The VHB UVLO rising threshold is 6.7V with 0.4V hysteresis.



#### 6.3.3 Level Shift

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver.

#### 6.3.4 Boot Diode

The boot diode necessary to generate the high-side bias is included in the UCC2720x family of drivers. The diode anode is connected to VDD and cathode connected to VHB. With the VHB capacitor connected to HB and the HS pins, the VHB capacitor charge is refreshed every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and voltage rating margin to allow for efficient and reliable operation.

#### 6.3.5 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance and high peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage is referenced from VDD to VSS and the high-side is referenced from VHB to VHS.

#### 6.4 Device Functional Modes

The device operates in normal mode and UVLO mode. See <u>Section 6.3.2</u> for more information on UVLO operation mode. In normal mode, the output stage is dependent on the sates of the HI and LI pins.

Table 6-1. Device Logic Table						
HI PIN	LI PIN	HO <sup>(1)</sup>	LO <sup>(2)</sup>			
L	L	L	L			
L	Н	L	Н			
Н	L	Н	L			
Н	Н	Н	Н			

#### Table 6-1. Device Logic Table

(1) HO is measured with respect to the HS.

(2) LO is measured with respect to the VSS.



### 7 Application and Implementation


#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 7.1 Application Information

To effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3V signal to the gate-drive voltage (such as 12V) to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN and PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and bufferdrive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

#### 7.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

#### Figure 7-1. UCC2720x Typical Application Diagram

#### 7.2.1 Design Requirements

For this design example, use the parameters listed in Table 7-1.

Table 7-1. Design Specifications							
DESIGN PARAMETER	EXAMPLE VALUE						
Supply voltage, VDD	12V						
Voltage on HS, VHS	0V to 100V						
Voltage on HB, VHB	12V to 112V						



### Table 7-1. Design Specifications (continued)

DESIGN PARAMETER	EXAMPLE VALUE
Output current rating, IO	-3A to 3A
Operating frequency	200kHz



#### 7.2.2 Detailed Design Procedure

#### 7.2.2.1 Input Threshold Type

The UCC27200 device features CMOS compatible input threshold logic with wide hysteresis. The threshold voltage levels are low voltage and independent of the VDD supply voltage, which allows compatibility with both logic-level input signals from microcontrollers as well as higher-voltage input signals from analog controllers. See the Electrical Characteristics table for the actual input threshold voltage levels and hysteresis specifications for the UCC27200 device.

The UCC27201 device features TTL compatible input threshold logic with wide hysteresis. The threshold voltage levels are low voltage and independent of the VDD supply voltage, which allows compatibility with both logic-level input signals from microcontrollers as well as higher-voltage input signals from analog controllers. See the *Electrical Characteristics* table for the actual input threshold voltage levels and hysteresis specifications for the UCC27201 device.

#### 7.2.2.2 V<sub>DD</sub> Bias Supply Voltage

The bias supply voltage to be applied to the VDD pin of the device should never exceed the values listed in the Absolute Maximum Ratings table. Different power switches demand different voltage levels to be applied at the gate terminals for effective turnon and turnoff. With certain power switches, a positive gate voltage may be required for turnon and a negative gate voltage may be required for turnoff, in which case the VDD bias supply equals the voltage differential. With a wide operating range from 8V to 17V, the UCC2720x devices can be used to drive a variety of power switches, such as Si MOSFETs, IGBTs, and wide-bandgap power semiconductors.

#### 7.2.2.3 Peak Source and Sink Currents

Generally, the switching speed of the power switch during turnon and turnoff should be as fast as possible in order to minimize switching power losses. The gate driver device must be able to provide the required peak current for achieving the targeted switching speeds with the targeted power MOSFET. The system requirement for the switching speed is typically described in terms of the slew rate of the drain-to-source voltage of the power MOSFET (such as  $dV_{DS}/dt$ ). For example, the system requirement might state that a SPP20N60C3 power MOSFET must be turned-on with a  $dV_{DS}/dt$  of 20V/ns or higher with a DC bus voltage of 400V in a continuous-conduction-mode (CCM) boost PFC-converter application. This type of application is an inductive hard-switching application and reducing switching power Iosses is critical. This requirement means that the entire drain-to-source voltage swing during power MOSFET turnon event (from 400V in the OFF state to  $V_{DS(on)}$  in on state) must be completed in approximately 20ns or less. When the drain-to-source voltage swing occurs, the Miller charge of the power MOSFET (QGD parameter in the SPP20N60C3 data sheet is 33nC typical) is supplied by the peak current of gate driver. According to power MOSFET inductive switching mechanism, the gate-to-source voltage of the power MOSFET at this time is the Miller plateau voltage, which is typically a few volts higher than the threshold voltage of the power MOSFET,  $V_{GS(TH)}$ .

To achieve the targeted  $dV_{DS}/dt$ , the gate driver must be capable of providing the  $Q_{GD}$  charge in 20ns or less. In other words a peak current of 1.65A (= 33nC / 20ns) or higher must be provided by the gate driver. The UCC2720x gate driver is capable of providing 3A peak sourcing current which clearly exceeds the design requirement and has the capability to meet the switching speed needed. The overdrive capability provides an extra margin against part-to-part variations in the  $Q_{GD}$  parameter of the power MOSFET along with additional flexibility to insert external gate resistors and fine tune the switching speed for efficiency versus EMI optimizations. However, in practical designs the parasitic trace inductance in the gate drive circuit of the PCB will have a definitive role to play on the power MOSFET switching speed. The effect of this trace inductance is to limit the dl/dt of the output current pulse of the gate driver. In order to illustrate this, consider output current pulse waveform from the gate driver to be approximated to a triangular profile, where the area under the triangle

 $(\frac{1}{2} \times I_{PEAK} \times time)$  would equal the total gate charge of the power MOSFET (QG parameter in SPP20N60C3 power MOSFET datasheet = 87nC typical). If the parasitic trace inductance limits the dl/dt then a situation may occur in which the full peak current capability of the gate driver is not fully achieved in the time required to deliver the QG required for the power MOSFET switching. In other words the time parameter in the equation would dominate and the I<sub>PEAK</sub> value of the current pulse would be much less than the true peak current capability of the device, while the required QG is still delivered. Because of this, the desired switching speed may not be realized, even when theoretical calculations indicate the gate driver is capable of achieving the targeted switching speed.

Thus, placing the gate driver device very close to the power MOSFET and designing a tight gate drive-loop with minimal PCB trace inductance is important to realize the full peak-current capability of the gate driver.

#### 7.2.2.4 Propagation Delay

The acceptable propagation delay from the gate driver is dependent on the switching frequency at which it is used and the acceptable level of pulse distortion to the system. The UCC2720x device features 22ns (typical) propagation delays, which ensures very little pulse distortion and allows operation at very high-frequencies. See the Electrical Characteristics table for the propagation and switching characteristics of the UCC2720x device.

#### 7.2.2.5 Power Dissipation

Power dissipation of the gate driver has two portions as shown in Equation 1.

$$P_{\text{DISS}} = P_{\text{DC}} + P_{\text{SW}} \tag{1}$$

 $PDC = I_Q \times V_{DD}$ (2)

#### where

• I<sub>Q</sub> is the quiescent current for the driver.

The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through, and so forth). The UCC2720x features very low quiescent currents (refer to the Electrical Characteristics table) and contain internal logic to eliminate any shoot-through in the output driver stage. Thus the effect of the PDC on the total power dissipation within the gate driver can be safely assumed to be negligible. The power dissipated in the gate-driver package during switching (PSW) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage VG, which is very close to input bias supply voltage VDD)
- Switching frequency
- Use of external gate resistors. When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy that must be transferred from the bias supply to charge the capacitor is given by Equation 3.

$$EG = \frac{1}{2}C_{LOAD} \times V_{DD}^{2}$$

where

- C<sub>LOAD</sub> is load capacitor
- V<sub>DD</sub> is bias voltage feeding the driver

There is an equal amount of energy dissipated when the capacitor is charged and when it is discharged. This leads to a total power loss given by Equation 4.

$$PG = C_{LOAD} \times V_{DD}^{2} \times f_{SW}$$

where

• f<sub>SW</sub> is the switching frequency

The switching load presented by a power MOSFET/IGBT is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Qg, determine the power that must be dissipated when switching a capacitor which is calculated using the equation  $Q_G = C_{LOAD} \times V_{DD}$  to provide Equation 5 for power.

STRUMENTS

(3)

(4)

www.ti.com




$$P_{G} = C_{LOAD} \times V_{DD}^{2} \times f_{SW} = Q_{G} \times V_{DD} \times f_{SW}$$

(5)

This power  $P_G$  is dissipated in the resistive elements of the circuit when the MOSFET/IGBT is being turned on and off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate-drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor.

#### 7.2.3 Application Curves





### 8 Power Supply Recommendations

The bias supply voltage range for which the device is rated to operate is from 8V to 17V. The lower end of this range is governed by the internal UVLO protection feature on the VDD pin supply circuit blocks. Whenever the driver is in UVLO condition when the VDD pin voltage is below the V(ON) supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 20V absolute maximum voltage rating of the VDD pin of the device (which is a stress rating). Keeping a 3V margin to allow for transient voltage spikes, the maximum voltage for the VDD pin is 17V. The UVLO protection feature also involves a hysteresis function. This means that when the VDD pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification VDD(hys). Therefore, ensuring that, while operating at or near the 8V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown. During system shutdown, the device operation continues until the VDD pin voltage has dropped below the V(OFF) threshold which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system start-up, the device does not begin operation until the VDD pin voltage has exceeded above the V(ON) threshold. The quiescent current consumed by the internal circuit blocks of the device is supplied through the VDD pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the LO pin is also supplied through the same VDD pin is important. As a result, every time a current is sourced out of the LO pin a corresponding current pulse is delivered into the device through the VDD pin. Thus ensuring that a local bypass capacitor is provided between the VDD and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low ESR, ceramic surface mount capacitor is a must. TI recommends using a capacitor in the range of 0.22uF to 4.7uF between VDD and GND. In a similar manner, the current pulses delivered by the HO pin are sourced from the HB pin. Therefore, TI recommends a 0.022uF to 0.1uF local decoupling capacitor between the HB and HS pins.



### 9 Layout

#### 9.1 Layout Guidelines

To improve the switching characteristics and efficiency of a design, the following layout rules must be followed.

- Place the driver as close as possible to the MOSFETs.
- Place the V<sub>DD</sub> and V<sub>HB</sub> (bootstrap) capacitors as close as possible to the driver.
- Pay close attention to the GND trace. Use the thermal pad of the DDA and DRM package as GND by connecting it to the VSS pin (GND). The GND trace from the driver goes directly to the source of the MOSFET but must not be in the high current path of the MOSFET(s) drain or source current.
- Use similar rules for the HS node as for GND for the high-side driver.
- Use wide traces for LO and HO closely following the associated GND or HS traces. 60mil to 100mil width is preferable where possible.
- Use as least two or more vias if the driver outputs or SW node must be routed from one layer to another.
  For GND the number of vias must be a consideration of the thermal pad requirements as well as parasitic inductance.
- Avoid L<sub>I</sub> and H<sub>I</sub> (driver input) going close to the HS node or any other high dV/dT traces that can induce significant noise into the relatively high impedance leads.
- Keep in mind that a poor layout can cause a significant drop in efficiency versus a good PCB layout and can even lead to decreased reliability of the whole system.

### 9.2 Layout Example




Figure 9-1. Example Component Placement



### 10 Device and Documentation Support

#### 10.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### **10.2 Documentation Support**

#### 10.2.1 Related Documentation

For related documentation see the following:

- QFN/SON PCB Attachment, SLUA271
- PowerPAD Thermally Enhanced Package, SLMA002
- PowePAD Made Easy, SLMA004

#### **10.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.4 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



### **11 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision C (April 2016) to Revision D (July 2024)	Page
•	Changed document title to reflect the device's key features. Updated several specifications to reflect the	
	device characteristics.	1
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed Features section: 1) Changed junction temperature range specification From: -40°C to 140°C. -40°C to 150°C. 2) Changed typical propagation delay From: 20ns. To: 22ns. 3) Deleted Greater than 1 M of Operation since the switching frequency is not a specified parameter. 4) Changed typical bootstrap did	MHz
	resistance From: $0.6\Omega$ . To: $0.65\Omega$ .	
•	Updated Applications section with list of top 5 typical applications	1
•	Updated Absolute Maximum Ratings section to remove "Power dissipation at TA = 25°C" and "Lead	•••••
	temperature (soldering, 10s)". Power dissipation can be calculated with thermal metrics in "Thermal	4
•	Updated Recommended Operating Conditions: Operating Junction Temperature maximum changed fron 140°C to 150°C	
•	Updated Thermal Information section to reflect device characteristics.	4
•	Updated Supply Currents specifications in the Electrical Characteristics table: 1) $I_{DD}$ typical changed (Fro 0.4mA. To: 0.11mA). 2) $I_{DDO}$ typical changed (From: 2.5mA for UCC27200 and 3.8mA for UCC27201. To 1mA for both). 3) $I_{DDO}$ maximum changed (From: 4mA for UC27200 and 5.5mA for UCC27201. To: 3mA both. 4) $I_{HB}$ typical changed (From: 0.4mA. To: 0.065mA). 5) $I_{HBO}$ typical changed (From: 2.5mA. To: 0.9m 6) $I_{HBO}$ maximum changed (From: 4mA. To: 3mA). 7) $I_{HBS}$ test condition changed to match $V_{HS}$ maximum recommended operating conditions (From: 110V. To: 105V). 8) $I_{HBSO}$ typical changed (From: 0.1mA. To: 0.03mA)	om: o: for mA).
• • • • •	Updated Input specifications in the Electrical Characteristics table: 1) UCC27200 V <sub>HIT</sub> typical changed (F 5.8V. To: 6V). 2) UCC27200 V <sub>LIT</sub> typical changed (From: 5.4V. To: 5.6V). 3) UCC27201 V <sub>HIT</sub> specification changed (From: 1.7V typical, 2.5V maximum. To: 1.9V minimum, 2.3V typical, 2.7V maximum). 4) UCC2 V <sub>LIT</sub> specifications changed (From: 0.8V minimum, 1.6V typical. To: 1.3V minimum, 1.6V typical, 1.9V maximum). 5) UCC27201 V <sub>IHYS</sub> typical changed (From: 100mV. To: 700mV). 6) UCC27201 R <sub>IN</sub> specifications changed from (100kΩ minimum, 200kΩ typical, 350kΩ maximum. To: 68kΩ typical). Updated Bootstrap diode specifications in the Electrical Characteristics table: 1) R <sub>D</sub> test conditions change (From: 100mA and 80mA. To: 120mA and 100mA). 2) R <sub>D</sub> typical changed (From: 0.6Ω. To: 0.65Ω). Updated LO/HO Gate Driver specifications in the Electrical Characteristics table: 1) V <sub>LOL</sub> typical changed (From 0.18V. To 0.1V). 2) V <sub>LOH</sub> typical changed (From: 0.25V. To: 0.13V). Removed specifications with test conditions "-40°C to 125°C T <sub>J</sub> ", since all parameters are specified from -40°C to 150°C T <sub>J</sub> (unless otherwise noted). Updated Output Rise and Fall Time specifications: 1) t <sub>R</sub> typical changed (From: 0.35us. To: 0.26us). 2) t <sub>p</sub> typical changed (From: 0.3us. To: 0.22us). Updated all plots in Typical Characteristics table (From: 70kΩ. To: 68kΩ). 2) Changed input capacitance From: 2pF To: 4pF. 3) Changed UCC27200A input thresholds to 6V and 5.6V to reflect the specification i electrical characteristics table (From: 48% and 45% of VDD. To: 6V and 5.6V).	ns 7201 attions 4 ged 4 d 4 4 4 4 4 4 4 4 4 4 4 4 d 
•	since information in legacy datasheet had an outdated circuit with obsolete part numbers Changed application curves to display propagation delay and rise/fall time plots Updated Power Supply Recommendations section to fix 3 typos	17



Page

#### Changes from Revision B (November 2008) to Revision C (April 2016)

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		j		,	(2)	(6)	(3)		(4,5)	
UCC27200D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 140	27200	
UCC27200DDA	OBSOLETE	SO PowerPAD	DDA	8		TBD	Call TI	Call TI	-40 to 140	27200	
UCC27200DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	27200	Samples
UCC27200DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27200	Samples
UCC27200DRMR	ACTIVE	VSON	DRM	8	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	27200	Samples
UCC27200DRMT	OBSOLETE	VSON	DRM	8		TBD	Call TI	Call TI	-40 to 140	27200	
UCC27201D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 140	27201	
UCC27201DDA	OBSOLETE	SO PowerPAD	DDA	8		TBD	Call TI	Call TI	-40 to 140	27201	
UCC27201DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	27201	Samples
UCC27201DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27201	Samples
UCC27201DRMR	ACTIVE	VSON	DRM	8	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	27201	Samples
UCC27201DRMT	OBSOLETE	VSON	DRM	8		TBD	Call TI	Call TI	-40 to 140	27201	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UCC27200 :

• Automotive : UCC27200-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27200DDAR	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
UCC27200DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27200DRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27201DDAR	SO PowerPAE	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
UCC27201DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27201DRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

25-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27200DDAR	SO PowerPAD	DDA	8	2500	364.0	364.0	27.0
UCC27200DR	SOIC	D	8	2500	353.0	353.0	32.0
UCC27200DRMR	VSON	DRM	8	3000	356.0	356.0	35.0
UCC27201DDAR	SO PowerPAD	DDA	8	2500	364.0	364.0	27.0
UCC27201DR	SOIC	D	8	2500	353.0	353.0	32.0
UCC27201DRMR	VSON	DRM	8	3000	367.0	367.0	35.0

# **GENERIC PACKAGE VIEW**

# **DDA 8**

# PowerPAD<sup>™</sup> SOIC - 1.7 mm max height PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PowerPAD ™ PLASTIC SMALL-OUTLINE



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.




# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE

### THERMAL INFORMATION

This PowerPAD<sup> $\mathbb{N}$ </sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-5/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.



# **DDA0008B**



# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



# DDA0008B

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# DDA0008B

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



PowerPAD ™ PLASTIC SMALL-OUTLINE



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE

### THERMAL INFORMATION

This PowerPAD<sup> $\mathbb{N}$ </sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.




# **DRM0008A**



# **PACKAGE OUTLINE**

### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# DRM0008A

# **EXAMPLE BOARD LAYOUT**

### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# DRM0008A

# **EXAMPLE STENCIL DESIGN**

### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated