


## Hairtail+ 800G OSFP TO 2xOSFP-RHS Active Direct Attached Cable

OSFP-TYPE 2



OSFP-RHS



### FEATURES

- Module compliant to OSFP MSA
- Transmission data rate up to PAM4 112Gbps per channel
- Low power consumption, meeting 1.5W module LP mode
- Linear PAM4 programmable equalizer optimized for 56GBaud copper link up to max length 5M on 25AWG
- Enables a transparent ACC solution meeting all IEEE 400GBASE-CR4 Auto-Negotiation and Link Training
- Low latency
- Supports device programming by MCU with I2C
- Operates from a single 3.3V power supply with an integrated Power on reset (POR)
- Operating case temperature 0°C to +70°C
- RoHS2.0 compliant

**Absolute Maximum Ratings**

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	V <sub>CC</sub>	-0.3	3.3	3.6	V
Storage temperature	T <sub>s</sub>	-40		85	°C
Operating Case temperature	T <sub>c</sub>	0		70	°C
Humidity	Rh	5		85	%
Data Rate			800		Gbps

**Physical Characteristics**

Parameter	Symbol	Min	Typical	Max	Unit
Length	L	2		5	M
AWG		32		25	AWG
Jacket material		HAIRTAIL+ Technology Net, Red			

**Electrical Specifications**

Parameter	Symbol	Min	Typical	Max	Unit
Input Amplitude		800		1200	mV <sub>pp</sub>
Control Logic Input LOW Voltage	V <sub>IL</sub>	-0.3		0.35*V <sub>CC</sub>	V
Control Logic Input HIGH Voltage	V <sub>IH</sub>	0.65* VCC		VCC +0.3	V
Control Logic Input LOW Current	I <sub>IL</sub>	-100		+100	uA
Control Logic Input HIGH Current	I <sub>IH</sub>	-100		+100	uA
Output Logic LOW	V <sub>OL</sub>			0.25* VCC	V
I2C Master Mode Output Frequency			400		kHz

**High-Speed Specifications**

Parameter	Symbol	Min	Typical	Max	Unit
Raw cable impedance	Zca	90	100	110	ohm
Mated connector Impedance	Zmated	85		110	ohm
Maximum insertion loss at 26.56 GHz	SDD21	11		19.75	dB
Differential to common-mode return loss	SCD11/22	$RL_{cd}(f) \geq \begin{cases} 22 - 10(f/26.56) & 0.05 \leq f < 26.56 \\ 15 - 3(f/26.56) & 26.56 \leq f \leq 40 \end{cases}$ For 0.05 ≤ f ≤ 40 GHz, Where f is the frequency in GHz			dB
Differential to common-mode conversion loss	SCD21-SDD21	$Conversion\_loss(f) - IL(f) \geq \begin{cases} 10 & 0.05 \leq f < 12.89 \\ 14 - 0.3108f & 12.89 \leq f \leq 40 \end{cases}$ For 0.05 ≤ f ≤ 40 GHz, Where f is the frequency in GHz			dB
Common-mode to common-mode return loss	SCC11/22	$RL_{cc}(f) \geq 1.8$ For 0.05 ≤ f ≤ 40 GHz, Where f is the frequency in GHz			dB
Minimum COM	COM	3			dB
Minimum cable assembly ERL <sup>a</sup>	ERL	8.25			dB
BER With FEC				2.4x10 <sup>-4</sup>	

## Pin Description

Top Side (viewed from top)

60	GND	
59	TX1p	
58	TX1n	
57	GND	
56	TX3p	
55	TX3n	
54	GND	
53	TX5p	
52	TX5n	
51	GND	
50	TX7p	
49	TX7n	
48	GND	
47	SDA	
46	VCC	
45	VCC	
44	INT/RSTn	
43	GND	
42	RX8n	
41	RX8p	
40	GND	
39	RX6n	
38	RX6p	
37	GND	
36	RX4n	
35	RX4p	
34	GND	
33	RX2n	
32	RX2p	
31	GND	

----- Module Card Edge -----

Bottom Side (viewed from bottom)

	GND	1
	TX2p	2
	TX2n	3
	GND	4
	TX4p	5
	TX4n	6
	GND	7
	TX6p	8
	TX6n	9
	GND	10
	TX8p	11
	TX8n	12
	GND	13
	SCL	14
	VCC	15
	VCC	16
	LPWn/PRSn	17
	GND	18
	RX7n	19
	RX7p	20
	GND	21
	RX5n	22
	RX5p	23
	GND	24
	RX3n	25
	RX3p	26
	GND	27
	RX1n	28
	RX1p	29
	GND	30

### Electrical Pin-out Details for OSFP


Pin#	Symbol	Description	Logic	Direction	Plug Sequence	Notes
1	GND	Ground			1	
2	TX2p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
3	TX2n	Transmitter Data Inverted	CML-I	Input from Host	3	
4	GND	Ground			1	
5	TX4p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
6	TX4n	Transmitter Data Inverted	CML-I	Input from Host	3	
7	GND	Ground			1	
8	TX6p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
9	TX6n	Transmitter Data Inverted	CML-I	Input from Host	3	
10	GND	Ground			1	
11	TX8p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
12	TX8n	Transmitter Data Inverted	CML-I	Input from Host	3	
13	GND	Ground			1	
14	SCL	2-wire Serial interface clock	LVC MOS-I/O	Bi-directional	3	Open-Drain with pull-up resistor on Host
15	VCC	+3.3V Power		Power from Host	2	
16	VCC	+3.3V Power		Power from Host	2	
17	LPWn/PRSn	Low-Power Mode / Module Present	Multi-Level	Bi-directional	3	See pin description for required circuit
18	GND	Ground			1	
19	RX7n	Receiver Data Inverted	CML-O	Output to Host	3	
20	RX7p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
21	GND	Ground			1	
22	RX5n	Receiver Data Inverted	CML-O	Output to Host	3	
23	RX5p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
24	GND	Ground			1	
25	RX3n	Receiver Data Inverted	CML-O	Output to Host	3	
26	RX3p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
27	GND	Ground			1	
28	RX1n	Receiver Data Inverted	CML-O	Output to Host	3	
29	RX1p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
30	GND	Ground			1	

Pin#	Symbol	Description	Logic	Direction	Plug Sequence	Notes
31	GND	Ground			1	
32	RX2p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
33	RX2n	Receiver Data Inverted	CML-O	Output to Host	3	
34	GND	Ground			1	
35	RX4p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
36	RX4n	Receiver Data Inverted	CML-O	Output to Host	3	
37	GND	Ground			1	
38	RX6p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
39	RX6n	Receiver Data Inverted	CML-O	Output to Host	3	
40	GND	Ground			1	
41	RX8p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
42	RX8n	Receiver Data Inverted	CML-O	Output to Host	3	
43	GND	Ground			1	
44	INT/RSTn	Module Interrupt / Module Reset	Multi-Level	Bi-directional	3	See pin description for required circuit
45	VCC	+3.3V Power		Power from Host	2	
46	VCC	+3.3V Power		Power from Host	2	
47	SDA	2-wire Serial interface data	LVC MOS-I/O	Bi-directional	3	Open-Drain with pull-up resistor on Host
48	GND	Ground			1	
49	TX7n	Transmitter Data Inverted	CML-I	Input from Host	3	
50	TX7p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
51	GND	Ground			1	
52	TX5n	Transmitter Data Inverted	CML-I	Input from Host	3	
53	TX5p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
54	GND	Ground			1	
55	TX3n	Transmitter Data Inverted	CML-I	Input from Host	3	
56	TX3p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
57	GND	Ground			1	
58	TX1n	Transmitter Data Inverted	CML-I	Input from Host	3	
59	TX1p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
60	GND	Ground			1	

### Module Memory Map

Compatible with CMIS rev 5.0 or further CMIS revisions and customer spec.

## Mechanical Dimensions



## Mechanical Drawing

### Bending radius

Wire gauge	OD1 (Ref)	Min. bend radius (R1)	Min. Bend space(L1)	OD2 (Ref)	Min. bend radius (R2)	Min. Bend space(L2)
28AWG	10.2mm	30mm	80mm	7.0mm	25mm	60mm
25AWG	13.0mm	40mm	95mm	9.0mm	30mm	65mm

### Ordering Information

Model Number	Part Number	Description
A-100N-O-2OR-040B	1190107014028	800G OSFP to 2XOSFP ACC,IB NDR,HAIRTAIL+, 4.0M,25AWG, RED
A-100N-O-2OR-050B	1190107014030	800G OSFP to 2XOSFP ACC,IB NDR,HAIRTAIL+, 5.0M,25AWG, RED

### References

1. IEEE802.3ck
2. OSFP MSA Rev5.0
3. Common Management Interface Specification (CMIS) Rev5.0
4. IB NDR

### Revision Records

REV.	Description	Designed	Checked	Approved	Issue Date
X1	Initial Released	SHAN CHEN	XICHUN TAN	RYAN LEI	2023.02.24
X2	Change the P1~P4 connector models & Cable Spec.	SHAN CHEN	XICHUN TAN	RYAN LEI	2023.08.15