

400G IB HDR OSFP Breakout to 2xQSFP56 Hairtail DAC



Features

- OSFP Module compliant to OSFP MSA
- QSFP Module compliant to SFF-8665
- Transmission data rate up to 53.125Gbps per channel
- Enable 400Gb/s to 2x200Gb/s Transmission
- Link length up to 2m
- Built-in EEPROM functions
- Operating case temperature 0°C to +70°C
- RoHS2.0 compliant

Absolute Maximum Ratings

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Storage temperature	Ts	-40		85	°C
Operating Case temperature	Tc	0		70	°C
Humidity	Rh	5		85	%
Data Rate			400		Gbps


Physical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit
Length	L	1.0		2.0	M
AWG		30		26	AWG
Jacket material		HAIRTAIL Technology Net, Sliver Gray			

Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Resistance	Rcon			3	ohm
Insulation Resistance	Rins			10	Mohm
Raw cable impedance	Zca	95	100	110	ohm
Mated connector Impedance	Zmated	85	100	110	ohm
Insertion loss at 13.28 GHz	SDD21	6		14	dB
Return loss	SDD11/22	$\text{Return_loss}(f) \geq \begin{cases} 11 & 0.05 \leq f < 26.5625/7.5 \\ 6.0 - 9.2 \lg(15f/5.5 * 7.5 * 26.5625) & 26.5625/7.5 \leq f \leq 26.5 \end{cases}$			dB
Differential to common-mode return loss	SCD11/22	$\text{Return_loss}(f) \geq \begin{cases} -25 + (20/26.5625)f & 0.05 \leq f < 26.5625/2 \\ -18 + (6/26.5625)f & 26.5625/2 \leq f \leq 26.5625 \end{cases}$			dB
Differential to common-mode conversion loss	SCD21-SDD21	$\begin{matrix} \text{Conversion_loss}(f) \\ - IL(f) \geq \end{matrix} \begin{cases} 10 & 0.01 \leq f < 12.89 \\ 27 - (29/22)f & 12.89 \leq f < 15.7 \\ 6.3 & 15.7 \leq f \leq 19 \end{cases}$			dB
Minimum COM	COM	3			dB

OSFP Pin Description




Electrical Pin-out Details for OSFP

Pin#	Symbol	Description	Logic	Direction	Plug Sequence	Notes
1	GND	Ground			1	
2	TX2p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
3	TX2n	Transmitter Data Inverted	CML-I	Input from Host	3	
4	GND	Ground			1	
5	TX4p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
6	TX4n	Transmitter Data Inverted	CML-I	Input from Host	3	
7	GND	Ground			1	
8	TX6p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
9	TX6n	Transmitter Data Inverted	CML-I	Input from Host	3	
10	GND	Ground			1	
11	TX8p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
12	TX8n	Transmitter Data Inverted	CML-I	Input from Host	3	
13	GND	Ground			1	
14	SCL	2-wire Serial interface clock	LVC MOS-I/O	Bi-directional	3	Open-Drain with pull-up resistor on Host
15	VCC	+3.3V Power		Power from Host	2	
16	VCC	+3.3V Power		Power from Host	2	
17	LPWn/PRSn	Low-Power Mode / Module Present	Multi-Level	Bi-directional	3	See pin description for required circuit
18	GND	Ground			1	
19	RX7n	Receiver Data Inverted	CML-O	Output to Host	3	
20	RX7p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
21	GND	Ground			1	
22	RX5n	Receiver Data Inverted	CML-O	Output to Host	3	
23	RX5p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
24	GND	Ground			1	
25	RX3n	Receiver Data Inverted	CML-O	Output to Host	3	
26	RX3p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
27	GND	Ground			1	
28	RX1n	Receiver Data Inverted	CML-O	Output to Host	3	
29	RX1p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
30	GND	Ground			1	

Pin#	Symbol	Description	Logic	Direction	Plug Sequence	Notes
31	GND	Ground			1	
32	RX2p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
33	RX2n	Receiver Data Inverted	CML-O	Output to Host	3	
34	GND	Ground			1	
35	RX4p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
36	RX4n	Receiver Data Inverted	CML-O	Output to Host	3	
37	GND	Ground			1	
38	RX6p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
39	RX6n	Receiver Data Inverted	CML-O	Output to Host	3	
40	GND	Ground			1	
41	RX8p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
42	RX8n	Receiver Data Inverted	CML-O	Output to Host	3	
43	GND	Ground			1	
44	INT/RSTn	Module Interrupt / Module Reset	Multi-Level	Bi-directional	3	See pin description for required circuit
45	VCC	+3.3V Power		Power from Host	2	
46	VCC	+3.3V Power		Power from Host	2	
47	SDA	2-wire Serial interface data	LVC MOS-I/O	Bi-directional	3	Open-Drain with pull-up resistor on Host
48	GND	Ground			1	
49	TX7n	Transmitter Data Inverted	CML-I	Input from Host	3	
50	TX7p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
51	GND	Ground			1	
52	TX5n	Transmitter Data Inverted	CML-I	Input from Host	3	
53	TX5p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
54	GND	Ground			1	
55	TX3n	Transmitter Data Inverted	CML-I	Input from Host	3	
56	TX3p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
57	GND	Ground			1	
58	TX1n	Transmitter Data Inverted	CML-I	Input from Host	3	
59	TX1p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
60	GND	Ground			1	


QSFP Pin Description



Electrical Pin-out Details for QSFP

Pin	Logic	Symbol	Description	Plug Sequence	Notes
1		GND	Ground	1	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3	
4		GND	Ground	1	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3	
7		GND	Ground	1	1
8	LVTTL-I	ModSelL	Module Select	3	
9	LVTTL-I	ResetL	Module Reset	3	
10		Vcc Rx	+3.3V Power Supply Receiver	2	2
11	LVCNOS-I/O	SCL	2-wire serial interface clock	3	
12	LVCNOS-I/O	SDA	2-wire serial interface data	3	
13		GND	Ground	1	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3	
15	CML-O	Rx3n	Receiver Inverted Data Output	3	
16		GND	Ground	1	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
18	CML-O	Rx1n	Receiver Inverted Data Output	3	
19		GND	Ground	1	1
20		GND	Ground	1	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
23		GND	Ground	1	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
26		GND	Ground	1	1
27	LVTTL-O	ModPrsL	Module Present	3	
28	LVTTL-O	IntL	Interrupt	3	
29		Vcc Tx	+3.3V Power supply transmitter	2	2
30		Vcc1	+3.3V Power supply	2	2
31	LVTTL-I	LPMode	Low Power Mode	3	
32		GND	Ground	1	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3	
35		GND	Ground	1	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3	
38		GND	Ground	1	1
Note 1: GND is the symbol for signal and supply (power) common for the QSFP+ module. All are common within the QSFP+ module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. Note 2: Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and shall be applied concurrently. Requirements defined for the host side of the Host Edge Card Connector are listed in Table 6. Recommended host board power supply filtering is shown in Figures 3 and 4. Vcc Rx Vcc1 and Vcc Tx may be internally connected within the QSFP+ Module in any combination. The connector pins are each rated for a maximum current of 500 mA.					



Mechanical Dimensions



WIRING TABLE

P0				P1	
		GND		GND	
58	TX1n			RX1n	18
59	TX1p			RX1p	17
	GND				
29	RX1p			TX1p	36
28	RX1n			TX1n	37
	GND			GND	
03	TX2n			RX2n	21
02	TX2p			RX2p	22
	GND			GND	
32	RX2p			TX2p	03
33	RX2n			TX2n	02
	GND			GND	
55	TX3n			RX3n	15
56	TX3p			RX3p	14
	GND			GND	
26	RX3p			TX3p	33
25	RX3n			TX3n	34
	GND			GND	
06	TX4n			RX4n	24
05	TX4p			RX4p	25
	GND			GND	
35	RX4p			TX4p	06
36	RX4n			TX4n	05
	GND			GND	
SHELL			SHEILD	SHELL	

P0				P2	
		GND		GND	
52	TX5n			RX1n	18
53	TX5p			RX1p	17
	GND			GND	
23	RX5p			TX1p	36
22	RX5n			TX1n	37
	GND			GND	
09	TX6n			RX2n	21
08	TX6p			RX2p	22
	GND			GND	
38	RX6p			TX2p	03
39	RX6n			TX2n	02
	GND			GND	
49	TX7n			RX3n	15
50	TX7p			RX3p	14
	GND			GND	
20	RX7p			TX3p	33
19	RX7n			TX3n	34
	GND			GND	
12	TX8n			RX4n	24
11	TX8p			RX4p	25
	GND			GND	
41	RX8p			TX4p	06
42	RX8n			TX4n	05
	GND			GND	
SHELL			SHEILD	SHELL	



OSFP

GAUGE	OD	BEND RADIUS "R"	MIN. BEND RADIUS "L"
30AWG	9.5MM	19MM	80MM
26AWG	12.1MM	25MM	86MM

QSFP

GAUGE	OD	BEND RADIUS "R"	MIN. BEND RADIUS "L"
30AWG	5.7MM	12MM	46MM
26AWG	8.3MM	17MM	55MM

Ordering Information

Model Number	Part Number	Description
P-50H-O-2Q-010B	1190200003032	400G IB HDR OSFP to 2xQSFP56 DAC, 30AWG, 1.0m, Hairtail, Sliver Gray.
P-50H-O-2Q-015B	1190200003033	400G IB HDR OSFP to 2xQSFP56 DAC, 30AWG, 1.5m, Hairtail, Sliver Gray.
P-50H-O-2Q-020B	1190200003034	400G IB HDR OSFP to 2xQSFP56 DAC, 26AWG, 2.0m, Hairtail, Sliver Gray.

References

1. OSFP MSA Rev5.0
2. IB HDR & IEEE802.3cd
3. QSFP MSA
4. SFF-8636
5. CMIS 5.0

Revision Records

REV.	Description	Designed	Checked	Approved	Issue Date
X1	NEW	SHAN CHEN	XICHUN TAN	RANY LEI	2023.11.16