



# **PCIe M.2 2280 Specification**

## **(VEX Series, 3D TLC)**

**Version 1.2**

Address: 28 Genting Lane, #09-03/4/5 Platinum 28, Singapore 349585

Tel : +65-6493 5035

Fax : +65-6493 5037

Website: <http://www.flexxon.com>

Email: [flexxon@flexxon.com](mailto:flexxon@flexxon.com)

ALL RIGHTS ARE STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSLATED TO ANY OTHER FORMS WITHOUT PERMISSION FROM FLEXXON.



## TABLE OF CONTENTS


<b>1.</b>	<b>GENERAL DESCRIPTION .....</b>	<b>3</b>
1.1.	Introduction .....	3
1.2.	Product Overview .....	4
<b>2.</b>	<b>PRODUCT SPECIFICATIONS .....</b>	<b>5</b>
2.1.	Performance .....	5
2.2.	Power .....	5
2.3.	TBW (Terabytes Written) .....	6
2.4.	MTBF .....	6
2.5.	Data Retention .....	6
<b>3.</b>	<b>ENVIRONMENTAL SPECIFICATIONS.....</b>	<b>7</b>
<b>4.</b>	<b>SUPPORTED COMMANDS.....</b>	<b>8</b>
<b>5.</b>	<b>PIN ASSIGNMENT .....</b>	<b>10</b>
<b>6.</b>	<b>PHYSICAL DIMENSION.....</b>	<b>14</b>
<b>7.</b>	<b>ORDERING INFORMATION.....</b>	<b>16</b>

## 1. GENERAL DESCRIPTION



### 1.1. Introduction

FLEXON's VEX PCIe M.2 2280 has PCIe Gen4x4 interface, and is fully compliant with NVMe 1.4 industrial standard. It supports high performance and lower power consumption, suitable for embedded solution for new platform.



**PMU\*:** Power Management Unit

**\*\*SEC:** Single bit Error Correct

Figure 1-1 VEX PCIe M.2 2280 Controller Block Diagram



## 1.2. Product Overview

- ❖ **Flash**
  - 3D TLC
- ❖ **Capacity**
  - 500GB~8TB
- ❖ **PCIe Interface**
  - Compliant with NVMe 1.4
  - Compatible with PCIe I/II/III x4 interface
  - Support up to queue depth 256K
  - Support power management
- ❖ **ECC Scheme**
  - VEX PCIe M.2 2280 applies the LDPC (Low Density Parity Check) of ECC algorithm
- ❖ **GPIO**
- ❖ **UART**
- ❖ **Dynamic and Static Wear Leveling**
- ❖ **Support SMART and TRIM commands**
- ❖ **Power Loss Protection Algorithm**
- ❖ **Support TCG OPAL (OPTIONAL)**
- ❖ **Support Pyrite**
- ❖ **Temperature Range**
  - Operation : 0°C ~ 70°C
  - Storage: -40°C ~ 85°C
- ❖ **RoHS Compliant**

## 2. PRODUCT SPECIFICATIONS



### 2.1. Performance

**Table 2-1 Performance of VEX PCIe M.2 2280**

Capacity	Sequential		Random	
	Read (MB/s)	Write (MB/s)	Read (IOPS)	Write (IOPS)
500GB	6,500	3,000	450K	700K
1TB	7,200	6,000	750K	1000K
2TB	7,200	6,500	1000K	1000K
4TB	7,200	6,500	1000K	1000K
8TB	7,000	5,900	900K	1000K

**NOTES:**

1. Performance may differ according to flash configuration and platform.

### 2.2. Power

**Table 2-2 Supply Voltage of VEX PCIe M.2 2280**

Parameter	Rating
Operating Voltage	3.14V ~ 3.47V

**Table 2-3 Power Consumption of VEX PCIe M.2 2280**

Parameter	Power Consumption
Idle (max.)	2.0W
Active (max.)	11.0W

## 2.3. TBW (Terabytes Written)

Capacity	TBW
500GB	350
1TB	700
2TB	1400
4TB	3000
8TB	6000

### NOTES:

1. TBW may differ according to flash configuration and platform.
2. Samples were tested under JESD218A endurance test method and JESD219A endurance workloads specification.

## 2.4. MTBF

MTBF, an acronym for Mean Time Between Failures, is a measure of a device's reliability. Its value represents the average time between a repair and the next failure. The predicted result of FLEXXON's VEX PCIe M.2 2280 is more than 2 million hours.

## 2.5. Data Retention

- 10 years if > 90% life remaining (@25C)
- 1 year if < 10% life remaining (@25C)

### 3. ENVIRONMENTAL SPECIFICATIONS



Test Items	Test Conditions
Storage Temperature	-40°C ~ 85°C
Operating Temperature	0°C ~ 70°C
Storage Humidity	40°C, 93% RH
Operating Humidity	40°C, 90% RH
Shock	1500G, Half Sin Pulse Duration 0.5ms
Vibration	80Hz ~ 2000Hz/20G, 20Hz ~ 80Hz/1.52mm, 3 axis/60min
Drop	80cm free fall, 6 face of each unit
Bending	≥ 20N, Hold 1 min/5 times
Torque	0.5N·m, Hold 1 min/5 times
ESD	24°C, 49% RH, +/-4KV

## 4. SUPPORTED COMMANDS

**Table 4-1 Admin Commands**

Identifier	Command Description
00h	Delete I/O Submission Queue
01h	Create I/O Submission Queue
02h	Get Log Page
04h	Delete I/O Completion Queue
05h	Create I/O Completion Queue
06h	Identify
08h	Abort
09h	Set Feature
0Ah	Get Feature
0Ch	Asynchronous Event Request
10h	Firmware Commit
11h	Firmware Image Download
14h	Device Self-test
80h	Format NVM
81h	Security Send
82h	Security Receive
84h	Sanitize

**Table 4-2 I/O Commands**

Identifier	Command Description
00h	Flush
01h	Write
02h	Read
04h	Write Uncorrectable
05h	Compare
08h	Write Zeroes
09h	Dataset Management

**Table 4-3 Set Feature Commands**

<b>Identifier</b>	<b>Command Description</b>
00h	Reserved
01h	Arbitration
02h	Power Management
03h	LBA Range Type
04h	Temperature Threshold
05h	Error Recovery
06h	Volatile Write Cache
07h	Number of Queues
08h	Interrupt Coalescing
09h	Interrupt Vector Configuration
0Ah	Write Atomicity Normal
0Bh	Asynchronous Event Configuration
0Ch	Autonomous Power State Transition
0Dh	Host Memory Buffer
0Eh	Timestamp
10h	Host Controlled Thermal Management
11h	Non-Operational Power State Config
0Eh-7Dh	Reserved
80h	Software Progress Marker

**Table 4-4 Get Log Page Commands**

<b>Identifier</b>	<b>Command Description</b>
00h	Reserved
01h	Error Information
02h	SMART / Health Information
03h	Firmware Slot Information
04h	Changed Namespace List
06h	Device Self-test
09h-07h	Reserved
81h	Sanitize Status
82h-FFh	Reserved

## 5. PIN ASSIGNMENT



**Table 5-1 Pin Assignment and Description of VEX PCIe M.2 2280**

Pin No.	PCIe Pin	Description
1	GND	CONFIG_3 = GND
2	3.3V	3.3V source
3	GND	Ground
4	3.3V	3.3V source
5	PETn3	PCIe TX Differential signal defined by PCI Express M.2 spec
6	N/C	No connect
7	PETp3	PCIe TX Differential signal defined by PCI Express M.2 spec
8	N/C	No connect
9	GND	Ground
10	LED1#	Open drain, active low signal. These signals are used to allow the add-in card to provide status indicators via LED devices that will be provided by the system.
11	PERn3	PCIe RX Differential signal defined by PCI Express M.2 spec
12	3.3V	3.3V source
13	PERp3	PCIe RX Differential signal defined by PCI Express M.2 spec
14	3.3V	3.3V source
15	GND	Ground
16	3.3V	3.3V source
17	PETn2	PCIe TX Differential signal defined by PCI Express M.2 spec
18	3.3V	3.3V source
19	PETp2	PCIe TX Differential signal defined by PCI Express M.2 spec
20	N/C	No connect
21	GND	Ground
22	N/C	No connect

Pin No.	PCIe Pin	Description
23	PERn2	PCIe RX Differential signal defined by PCI Express M.2 spec
24	N/C	No connect
25	PERp2	PCIe RX Differential signal defined by PCI Express M.2 spec
26	N/C	No connect
27	GND	Ground
28	N/C	No connect
29	PETn1	PCIe TX Differential signal defined by PCI Express M.2 spec
30	N/C	No connect
31	PETp1	PCIe TX Differential signal defined by PCI Express M.2 spec
32	N/C	No connect
33	GND	Ground
34	N/C	No connect
35	PERn1	PCIe RX Differential signal defined by PCI Express M.2 spec
36	N/C	No connect
37	PERp1	PCIe RX Differential signal defined by PCI Express M.2 spec
38	N/C	No connect
39	GND	Ground
40	SMB_CLK (I/O) (0/1.8V)	SMBus Clock; Open Drain with pull-up on platform
41	PETn0	PCIe TX Differential signal defined by PCI Express M.2 spec
42	SMB_DATA (I/O) (0/1.8V)	SMBus Data; Open Drain with pull-up on platform
43	PETp0	PCIe TX Differential signal defined by PCI Express M.2 spec
44	ALERT#(O) (0/1.8V)	Alert notification to master; Open Drain with pull-up on platform; Active Low


Pin No.	PCIe Pin	Description
45	GND	Ground
46	N/C	No connect
47	PERn0	PCIe RX Differential signal defined by PCI Express M.2 spec
48	N/C	No connect
49	PERp0	PCIe RX Differential signal defined by PCI Express M.2 spec
50	PERST#(I)(0/3.3V)	PE-Reset is a functional reset to the card as defined by the PCIe Mini CEM specification.
51	GND	Ground
52	CLKREQ#(I/O)(0/3.3V)	Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Sub-states.
53	REFCLKn	PCIe Reference Clock signals (100 MHz) defined by the PCI Express M.2 spec.
54	PEWAKE#(I/O)(0/3.3V)	PCIe PME Wake. Open Drain with pull up on platform; Active low
55	REFCLKp	PCIe Reference Clock signals (100 MHz) defined by the PCI Express M.2 spec.
56	Reserved for MFG DATA	Manufacturing Data Line. Used for SSD manufacturing only. Not used in normal operation. Pins should be left N/C in platform socket.
57	GND	Ground
58	Reserved for MFG CLOCK	Manufacturing Clock Line. Used for SSD manufacturing only. Not used in normal operation. Pins should be left N/C in platform socket.
59	Module Key M	Module Key
60	Module Key M	
61	Module Key M	
62	Module Key M	
63	Module Key M	
64	Module Key M	
65	Module Key M	
66	Module Key M	

Pin No.	PCIe Pin	Description
67	N/C	No connect
68	SUSCLK (32KHz) (I)(0/3.3V)	Do not use
69	PEDET	NC-PCIe
70	3.3V	3.3V source
71	GND	Ground
72	3.3V	3.3V source
73	GND	Ground
74	3.3V	3.3V source
75	GND	Ground


## **6. PHYSICAL DIMENSION**



**Dimension: 80mm(L) x 22mm(W) x 3.5mm(H)**



Bottom View





## 7. ORDERING INFORMATION



Capacity	MPN
500GB	FCS0500GBC-EF00
1TB	FCS0001TBC-EF00
2TB	FCS0002TBC-EF00
4TB	FCS0004TBC-EF00
8TB	FCS0008TBC-EF00

### TCG OPAL

Capacity	MPN
500GB	FCS0500GBC-EF0S
1TB	FCS0001TBC-EF0S
2TB	FCS0002TBC-EF0S
4TB	FCS0004TBC-EF0S
8TB	FCS0008TBC-EF0S



## Revision History

Revision	Date	Description
1.0	2021/06	First release
1.1	2023/03	Update capacity
1.2	2023/06	Update ordering information