


N-channel 600 V, 800 mΩ typ., 5 A MDmesh II Power MOSFET in an IPAK package

Features


IPAK

Order code	V_{DS}	$R_{DS(on)}$ max.	I_D
STU7NM60N	600 V	900 mΩ	5 A


- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Applications

- Switching applications

Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.



Product status link

[STU7NM60N](#)

Product summary

Order code	STU7NM60N
Marking	7NM60N
Package	IPAK
Packing	Tube

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	600	V
V_{GS}	Gate-source voltage	± 25	V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	5	A
	Drain current (continuous) at $T_C = 100^\circ\text{C}$	3	
$I_{DM}^{(1)}$	Drain current pulsed	20	A
P_{TOT}	Total power dissipation at $T_C = 25^\circ\text{C}$	45	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	15	V/ns
T_J	Operating junction temperature range	-55 to 150	$^\circ\text{C}$
T_{stg}	Storage temperature range		

1. Pulse width limited by safe operating area.
2. $I_{SD} \leq 5 \text{ A}$, $di/dt \leq 100 \text{ A}/\mu\text{s}$, V_{DS} (peak) $\leq V_{(BR)DSS}$, $V_{DD} = 80\%V_{(BR)DSS}$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance, junction-to-case	2.78	$^\circ\text{C}/\text{W}$
R_{thJA}	Thermal resistance, junction-to-ambient	100	$^\circ\text{C}/\text{W}$

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_J max.)	2	A
E_{AS}	Single-pulse avalanche energy (starting $T_J = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	119	mJ

2 Electrical characteristics

$T_C = 25^\circ\text{C}$ unless otherwise specified.

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	600			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	μA
		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}, T_C = 125^\circ\text{C}$ ⁽¹⁾			100	
I_{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			100	nA
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{\text{DS}(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$		800	900	$\text{m}\Omega$

1. Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	363	-	pF
C_{oss}	Output capacitance		-	24.6	-	pF
C_{rss}	Reverse transfer capacitance		-	1.1	-	pF
$C_{\text{oss eq.}}$ ⁽¹⁾	Equivalent capacitance time related	$V_{DS} = 0 \text{ to } 480 \text{ V}, V_{GS} = 0 \text{ V}$	-	130	-	pF
R_G	Intrinsic gate resistance	$f = 1 \text{ MHz}$ open drain	-	5.4	-	Ω
Q_g	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 5 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 12. Test circuit for gate charge behavior)	-	14	-	nC
Q_{gs}	Gate-source charge		-	2.7	-	nC
Q_{gd}	Gate-drain charge		-	7.7	-	nC

1. $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 2.5 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	7	-	ns
t_r	Rise time		-	10	-	ns
$t_{d(\text{off})}$	Turn-off delay time		-	26	-	ns
t_f	Fall time		-	12	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		5	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		20	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 5 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.3	V
t_{rr}	Reverse recovery time	$I_{SD} = 5 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$,	-	213		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ (see Figure 13. Test circuit for inductive load switching and diode recovery times)	-	1.5		μC
I_{RRM}	Reverse recovery current		-	14		A
t_{rr}	Reverse recovery time	$I_{SD} = 5 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$,	-	265		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_J = 150 \text{ }^\circ\text{C}$ (see Figure 13. Test circuit for inductive load switching and diode recovery times)	-	1.8		μC
I_{RRM}	Reverse recovery current		-	14		A

1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%.

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Thermal impedance




Figure 3. Output characteristics




Figure 4. Transfer characteristics




Figure 5. Gate charge vs gate-source voltage




Figure 6. Static drain-source on-resistance









Figure 7. Capacitance variations

Figure 8. Normalized gate threshold voltage vs temperature

Figure 9. Normalized on-resistance vs temperature

Figure 10. Normalized $V_{(BR)DSS}$ vs temperature



3 Test circuits

Figure 11. Test circuit for resistive load switching times




AM01468v1

Figure 12. Test circuit for gate charge behavior



AM01469v1

Figure 13. Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 14. Unclamped inductive load test circuit




AM01471v1

Figure 15. Unclamped inductive waveform



AM01472v1

Figure 16. Switching time waveform




AM01473v1

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 IPAK (TO-251) type C package information

Figure 17. IPAK (TO-251) type C package outline



0068771_IK_typeC_rev16

Table 8. IPAK (TO-251) type C package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20	2.30	2.35
A1	0.90	1.00	1.10
b	0.66		0.79
b2			0.90
b4	5.23	5.33	5.43
c	0.46		0.59
c2	0.46		0.59
D	6.00	6.10	6.20
D1	5.20	5.37	5.55
E	6.50	6.60	6.70
E1	4.60	4.78	4.95
e	2.20	2.25	2.30
e1	4.40	4.50	4.60
H	16.18	16.48	16.78
L	9.00	9.30	9.60
L1	0.80	1.00	1.20
L2	0.90	1.08	1.25
θ1	3°	5°	7°
θ2	1°	3°	5°

Revision history

Table 9. Document revision history

Date	Revision	Changes
29-Oct-2009	1	First release.
19-Jul-2010	2	Corrected values in Table 3: Thermal data.
11-Oct-2010	3	Inserted new value in Table 6: Dynamic
04-Nov-2010	4	Changed $R_{DS(on)}$ typical value.
05-Sep-2018	5	The part number STP7NM60N has been moved to a separate datasheet. Removed maturity status indication from cover page. The document status is production data. Updated title and features in cover page. Updated <i>Section 1 Electrical ratings</i> , <i>Section 2 Electrical characteristics</i> and <i>Section 4 Package information</i> . Minor text changes.
16-Oct-2023	6	The part numbers STD7NM60N and STF7NM60N have been moved to a separate datasheet and the document has been updated accordingly. Removed " <i>Section 4.6 IPAK (TO-251) type A package information</i> " and updated <i>Section 4.1 IPAK (TO-251) type C package information</i> . Minor text changes.

Contents

1	Electrical ratings	2
2	Electrical characteristics.....	3
2.1	Electrical characteristics (curves)	5
3	Test circuits	7
4	Package information.....	8
4.1	IPAK (TO-251) type C package information.....	8
	Revision history	10

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved