

High Voltage PNP Silicon Power Transistors

MJD5731

Designed for line operated audio output amplifier, SWITCHMODE power supply drivers and other switching applications.

Features

- PNP Complements to the MJD47 thru MJD50 Series
- Epoxy Meets UL 94 V-0 @ 0.125 in
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS

Symbol	Rating	Max	Unit	
V _{CEO}	Collector-Emitter Voltage	350	Vdc	
V _{EB}	Emitter-Base Voltage	5	Vdc	
I _C	Collector Current - Continuous	1.0	Adc	
I _{CM}	Collector Current - Peak	3.0	Adc	
P _D	Total Power Dissipation @ T _C = 25°C Derate above 25°C	15 0.12	W W/°C	
P _D	Total Power Dissipation (Note 1) @ T _A = 25°C Derate above 25°C	1.56 0.0125	W W/°C	
E	Unclamped Inductive Load Energy (See Figure 10)	20	mJ	
T _J , T _{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C	
HBM	ESD - Human Body Model	3B	V	
MM	ESD - Machine Model	С	V	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 These ratings are applicable when surface mounted on the minimum pad sizes recommended.

THERMAL CHARACTERISTICS

Symbol	Characteristic	Max	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	8.33	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 2)	80	°C/W
T_L	Lead Temperature for Soldering	260	°C


These ratings are applicable when surface mounted on the minimum pad sizes recommended.

1

SILICON POWER TRANSISTORS 1.0 AMPERE 350 VOLTS, 15 WATTS



DPAK CASE 369C STYLE 1



MARKING DIAGRAM



A = Assembly Location

Y = Year

WW = Work Week

J5731 = Device Code

G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
MJD5731T4G	DPAK (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MJD5731

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Characteristic	Min	Max	Unit
OFF CHARAC	CTERISTICS			•
V _{CEO(sus)}	Collector–Emitter Sustaining Voltage (Note 3) $(I_C = 30 \text{ mAdc}, I_B = 0)$	350	-	Vdc
I _{CEO}	Collector Cutoff Current (V _{CE} = 250 Vdc, I _B = 0)	-	0.1	mAdc
I _{CES}	Collector Cutoff Current (V _{CE} = 350 Vdc, V _{BE} = 0)	-	0.01	mAdc
I _{EBO}	Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	-	0.5	mAdc
ON CHARAC	TERISTICS (Note 3)			
h _{FE}	DC Current Gain (I _C = 0.3 Adc, V _{CE} = 10 Vdc) (I _C = 1.0 Adc, V _{CE} = 10 Vdc)	30 10	175 -	_
V _{CE(sat)}	Collector–Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 0.2 Adc)	-	1.0	Vdc
V _{BE(on)}	Base–Emitter On Voltage (I _C = 1.0 Adc, V _{CE} = 10 Vdc)	-	1.5	Vdc
DYNAMIC CH	IARACTERISTICS			
f _T	Current Gain – Bandwidth Product (I _C = 0.2 Adc, V _{CE} = 10 Vdc, f = 2.0 MHz)	10	-	MHz
h _{fe}	Small–Signal Current Gain (I _C = 0.2 Adc, V _{CE} = 10 Vdc, f = 1.0 kHz)	25	_	_

^{3.} Pulse Test: Pulse Width \leq 300 $\mu s,$ Duty Cycle \leq 2.0%.




Figure 1. DC Current Gain

Figure 2. Collector-Emitter Saturation Voltage

MJD5731




Figure 3. Base-Emitter Voltage

Figure 4. "On" Voltages




Figure 5. Forward Bias Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^{\circ}C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \le 150^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 6. Thermal Response




Figure 7. Switching Time Equivalent Circuit




Figure 8. Turn-On Resistive Switching Times





Figure 9. Resistive Turn-Off Switching Times

Test Circuit



Voltage and Current Waveforms





Figure 10. Inductive Load Switching

DPAK (SINGLE GAUGE)

CASE 369C **ISSUE G**

DATE 31 MAY 2023







- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
 GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE DUTERMOST EXTREMES OF THE PLASTIC BODY.

 DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- OPTIONAL MOLD FEATURE.

DIM	INCHES		MILLIMETERS		
MIM	MIN.	MAX.	MIN.	MAX.	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
ھ	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
b 3	0.180	0.215	4.57	5.46	
Ū	0.018	0.024	0.46	0.61	
-2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Η	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114 REF		2.90 REF		
L2	0.020 BSC		0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040	-	1.01	
Z	0.155		3.93		







BOTTOM VIEW

BOTTOM VIEW


ALTERNATE CONSTRUCTIONS





CW ROTATED 90°

GENERIC MARKING DIAGRAM*



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

RECOMMENDED MOUNTING FOOTPRINT* *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

S

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE
COLLECTOR	DRAIN	CATHODE	ANODE	ANODE
EMITTER	SOURCE	ANODE	3. GATE	CATHODE
COLLECTOR	4. DRAIN	CATHODE	ANODE	ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE 3 FMITTER 3 RESISTOR ADJUST 3 GATE 4. COLLECTOR 4. CATHODE 4. ANODE 4. CATHODE

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales