


Automotive-grade trench gate field-stop 650 V, 200 A, high-efficiency M series IGBT die in D8 packing



Features



- Low-loss series IGBT
- Low $V_{CE(sat)} = 1.52 \text{ V (typ.)}$ at $I_C = 200 \text{ A}$
- $\bullet \qquad \text{Positive V}_{\text{CE(sat)}} \text{ temperature coefficient} \\$
- Tight parameter distribution
- Maximum junction temperature: T_J = 175 °C

Applications

EV/HEV traction inverters



Product status link

STG200G65FD8AG

Product summary		
Order code	STG200G65FD8AG	
V _{CE}	650 V	
I _{CN}	200 A	
Die size	9.30 x 7.23 mm	
Packing	D8	

Description

This device is an IGBT developed using an advanced proprietary trench gate field-stop structure. The device is part of the M series IGBTs, which represent an optimal balance between inverter system performance and efficiency where the low-loss and the short-circuit functionality is essential. Furthermore, the positive $V_{\text{CE(sat)}}$ temperature coefficient and the tight parameter distribution result in safer paralleling operation.



Mechanical parameters

Table 1. Mechanical parameters

Pa	arameter	Value	Unit	
Die size including scribe line		9.30 x 7.23	mm	
Die thickness		80	μm	
Wafer size		200	mm	
Maximum possible dice per wafer		366	dice	
Front side passivation		Silicon nitride		
Emitter and size		8.633 x 2.008 (2 pads)	mm	
Emitter pad size		7.823 x 2.055 (1 pad)	mm	
Gate pad size		0.791 x 0.696	mm	
Front oide metallization	Composition	AlCu		
Front side metallization	Thickness	4.5	μm	
Back side metallization	Composition	AI/Ti/NiV	//Ag	
Back side metallization	Thickness	1.3	μm	
Die bond		Electrically conductive	glue or soft solder	
Recommended wire bonding		≤ 500	μm	

DS14389 - Rev 1 page 2/11



2 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CES}	Collector-emitter voltage (V _{GE} = 0 V)	650	V
V _{GE}	Gate-emitter voltage	±20	V
I _{CN} ⁽¹⁾	Continuous collector current at T = 100 °C	200	Α
I _{CP} (1)(2)	Pulsed collector current	600	Α
TJ	Operating junction temperature range	-40 to 175	°C

- 1. Current level depends on the assembly thermal properties, wires and is limited by maximum junction temperature.
- 2. Pulse width limited by maximum junction temperature.

DS14389 - Rev 1 page 3/11



3 Electrical characteristics

 T_J = 25 °C unless otherwise specified.

Table 3. Static characteristics (tested on wafer unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)CES}	Collector-emitter breakdown voltage	I _C = 1 mA, V _{GE} = 0 V	650			V
V _{CE(sat)}	Collector-emitter saturation voltage	V _{GE} = 15 V, I _C = 200 A		1.52	1.8	V
V _{GE(th)}	Gate threshold voltage	$V_{CE} = V_{GE}$, $I_C = 2 \text{ mA}$	4.5	5.5	6.5	V
I _{CES}	Collector cut-off current	V _{CE} = 650 V, V _{GE} = 0 V			100	μΑ
I _{GES}	Gate-emitter leakage current	V _{GE} = ±20 V, V _{CE} = 0 V			±250	nA

Table 4. Electrical characteristics (not tested at chip level, verified by design/characterization)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{ies}	Input capacitance		-	13.9	-	nF
C _{oes}	Output capacitance	V _{CE} = 25 V, f = 1 MHz V _{GE} = 0 V	-	0.46	-	nF
C _{res}	Reverse transfer capacitance		-	0.41	-	nF
Qg	Total gate charge			701	-	nC
Q _{ge}	Gate-emitter charge	V_{CC} = 400 V, I_{C} = 200 A, V_{GE} = 0 to 15 V	-	105.5	-	nC
Q _{gc}	Gate collector charge		-	332	-	nC

DS14389 - Rev 1 page 4/11



Table 5. Switching characteristics on inductive load (not tested at chip level, verified by design/characterization)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	66.2	-	ns
t _r	Current rise time	V_{CC} = 400 V, I_{c} = 200 A, V_{GE} = 0 to 15 V,	-	43.9	-	ns
E _{on} ⁽¹⁾	Turn-on switching energy		-	5.34	-	mJ
t _{d(off)}	Turn-off delay time	$R_G = 4.7 \Omega$	-	442.7	-	ns
t _f	Current fall time		-	44.5	-	ns
E _{off} (2)	Turn-off switching energy		-	6.23	-	mJ
t _{d(on)}	Turn-on delay time		-	64.4	-	ns
t _r	Current rise time		-	48.4	-	ns
E _{on} ⁽¹⁾	Turn-on switching energy	V_{CC} = 400 V, I_{c} = 200 A, V_{GE} = 0 to 15 V,	-	7.48	-	mJ
t _{d(off)}	Turn-off delay time	R_G = 4.7 Ω , T_J = 175 °C	-	465	-	ns
t _f	Current fall time		-	88.6	-	ns
E _{off} (2)	Turn-off switching energy		-	7.49	-	mJ

^{1.} Including the reverse recovery of the external diode.

Note:

Switching characteristics and thermal properties are strongly dependent on module design and mounting technology. These results are obtained using an ST custom package.

DS14389 - Rev 1 page 5/11

^{2.} Including the tail of the collector current.



4 Die layout

Figure 1. Die drawing (dimensions are in mm)





Table 6. Die delivery

Package option	Description	Picture
D8	Wafer tested, inked, cut; die is picked up and submitted to automatic visual inspection on the back side. Each die is tested and submitted again to visual inspection on both top and back sides. Finally, each die is placed inside the reel pocket, submitted once again to a top-side visual inspection and sealed with a cover tape.	

DS14389 - Rev 1 page 6/11



Figure 2. Tape drawing (dimensions are in mm)



DS14389 - Rev 1 page 7/11



5 Additional information

5.1 Additional testing and screening

For customers requiring products supplied as KGD (known good die) or requiring specific die level testing, please contact the local ST sales office.

If KGD is requested, the shipping delivery is D8.

5.2 Shipping

Several shipping options are offered, consult the local ST sales office for availability:

- Die on film sticky foil suffix on sales type D7
- Carrier tape suffix on sales type D8

5.3 Handling

- Products must be handled at ESD safe workstations only. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263
- Products must be handled in a class 1000 only or better designated clean room environment
- Singular die is not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used

5.4 Wafer/die and storage

Proper storage conditions are necessary to prevent product contamination and/or degradation after shipment.

DS14389 - Rev 1 page 8/11



Revision history

Table 7. Document revision history

Date	Revision	Changes
21-Jul-2023	1	First release.

DS14389 - Rev 1 page 9/11





Contents

2 Electrical ratings	
3 Electrical characteristics	4
4 Die layout	6
5 Additional information	8
5.1 Additional testing and screening	8
5.2 Shipping	8
5.3 Handling	8
5.4 Wafer/die and storage	8
Revision history	<u>.</u> g



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved

DS14389 - Rev 1 page 11/11