

MB39C011AEVB-01 2CH Buck DC/DC Converter IC

Evaluation Kit User Guide

Doc. No. 002-18196 Rev. **

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): +1.408.943.2600 www.cypress.com



Copyrights

© Cypress Semiconductor Corporation, 2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PUR-POSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities. including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Contents



Saf	ety In	formation	4				
	-	ulatory Compliance					
		eral Safety Instructions					
1.	Introduction						
	1.1	Kit Contents	5				
2.	Kit Overview						
	2.1	6					
	2.2	Specification					
	2.3	Hardware					
	2.4	Default Settings					
3.	Set Up and Check						
	3.1	Setup and Check	8				
4.	Ref	Reference Data					
	4.1	Reference Data	9				
Ар	bendi	x	12				
		Schematic					
A.1 Schematic A.2. Bill of Materials (BOM) A.3 Image							
		15					
Rev	vision	History	16				
	Doci	ument Revision History	16				

Safety Information



Regulatory Compliance

This Evaluation Kit is intended for use as a development platform for hardware in a laboratory environment. The board is an open system design, which does not include a shielded enclosure. This may cause interference to other electrical or electronic devices in close proximity.

In a domestic environment, this product may cause radio interference. The user may then be required to take adequate prevention measures. Also, the board should not be used near any medical equipment or RF devices.

Attaching additional wiring to this product or modifying the product operation from the factory default may affect its performance and cause interference with other apparatus in the immediate vicinity. If such interference is detected, suitable mitigating measures should be taken.



This Evaluation Kit contains electrostatic discharge (ESD) sensitive devices. Electrostatic charges readily accumulate on the human body and any equipment, and can discharge without detection. Permanent damage may occur on devices subjected to high-energy discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Store unused this board in the protective shipping package.

General Safety Instructions

ESD Protection

ESD can damage boards and associated components. Cypress recommends that you perform procedures only at an ESD workstation. If an ESD workstation is not available, use appropriate ESD protection by wearing an antistatic wrist strap attached to chassis ground (any unpainted metal surface) on your board when handling parts.

Handling Boards

This board is sensitive to ESD. Hold the board only by its edges. After removing the board from its box, place it on a grounded, static-free surface. Use a conductive foam pad if available. Do not slide board over any surface.



Thank you for your interest in the MB39C011AEVB-01 2CH Buck DC/DC Converter IC Evaluation Kit (EVK). The kit is designed as an easy-to-use evaluation kit, showcasing the features of the Cypress MB39C011AEVB-01 2CH Buck DC/DC Converter IC that has synchronous rectification. For more information, see the MB39C011A datasheet.

1.1 Kit Contents

1.

This evaluation kit includes the following items as shown in Figure 1-1:

MB39C011AEVB-01 evaluation board

Introduction

Quick start guide (www.cypress.com/MB39C011AEVB-01)



Figure 1-1. MB39C011AEVB-01 Evaluation Kit Contents





2.1 Terminal Information

Terminal Name	I/O	Descriptions
VIN	I	Input power supply terminal
CTL	I	IC control terminal CTL = 0 V to 0.8 V: Standby mode CTL = 2.0 V to VIN: Operation mode
CS1	I	Ch1 control terminal CS1 = Open: VO1 output on CS1 = Ground: VO1 output off
CS2	I	Ch2 control terminal CS2 = Open: VO2 output on CS2 = Ground: VO2 output off
VO1	0	Ch1 DC/DC converter output terminal
VO2	0	Ch2 DC/DC converter output terminal
GND –		Ground terminal
GND1	-	Ground terminal
GND2	-	Ground terminal



2.2 Specification

Bara	meter	Value			Unit	
raia	Min	Тур	Max	Unit		
Input voltage	Ch1, Ch2	VIN	10.8	12	13.2	V
Output voltage	Ch1	VO1	1.76	1.8	1.83	V
	Ch2	VO2	3.23	3.3	3.36	V
Dipple veltage	Ch1	VO1	-	30	60	mV
Ripple voltage	Ch2	VO2	-	30	60	mV
Output current	Ch1	I _{O1}	0	-	3	А
	Ch2	I _{O2}	0	-	3	А
Oscillation frequency	Ch1, Ch2	-	-	500	-	kHz
Soft-start time	Ch1	VO1	_	4.5	_	ms
	Ch2	VO2	-	4.5	-	ms



2.3 Hardware

The kit consists of the following components as shown in Figure 2-1:



2.4 Default Settings

1. Output voltage

VO1 =
$$\frac{(R4 + R5) + R6}{R6}$$
 × 1.0 = $\frac{(5.1k + 75k) + 100k}{100k}$ × 1.0 ≈ 1.8 [V]
VO2 = $\frac{(R10 + R11) + R12}{R12}$ × 1.0 = $\frac{(1.5k + 33k) + 15k}{15k}$ × 1.0 = 3.3 [V]

2. Oscillation frequency

 $f_{OSC} = \frac{1.00}{R1 \times (122.4 \times 10^{-12}) + (96 \times 10^{-9})} = \frac{1.00}{16k \times (122.4 \times 10^{-12}) + (96 \times 10^{-9})} = 486760 \text{ [Hz]} \approx 500 \text{ [kHz]}$

3. Soft-start time

ts1 = $19.0 \times C1 \times R1 = 19.0 \times (0.015 \,\mu) \times (16k) = 0.00456 \,[s] \approx 4.5 \,[ms]$

 t_{S2} = 19.0 × C2 × R1 = 19.0 × (0.015 µ) × (16k) = 0.00456 [s] ≈ 4.5 [ms]





3.1 Setup and Check



Figure 3-1. Terminals for Setup and Check

Setup*

- 1. Connect VIN to a power supply and GND to the ground.
- 2. Connect CTL to VIN.
- 3. Connect VO1 to a voltmeter.
- 4. Connect VO2 to a voltmeter.

Check*

- 1. Apply 12 V to VIN.
- 2. VO1 voltage should be 1.8 V (typ) and VO2 voltage should be 3.3 V (typ)

*Do not supply power to VIN until settings are completed.



4.1 Reference Data

Figure 4-1. Reference Data

4. Reference Data











Appendix



A.1 Schematic





A.2. Bill of Materials (BOM)

No	Symbol	Item	Value / Description	Part Number	Vendor	PKG / Size	Remark
1	M1	IC	2ch Buck controllers	MB39C011APFT-G-BND-ERE1	Cypress	STB016	-
2	Q1, Q3	PMOS FET	V_{DS} = -30 V, I _D = -4.9 A, R _{ON} = 42 mΩ	FDC610PZ	Fairchild	SO8	_
3	Q2, Q4	NMOS FET	$V_{DS}\text{=}~30~\text{V},~\text{I}_{D}\text{=}~6.1~\text{A}, \\ \text{R}_{ON}\text{=}~26~\text{m}\Omega$	FDC021N30	Fairchild	SO8	-
4	D1	Schottky	-	-	-	-	No mount
5	D2	Schottky	-	-	-	-	No mount
6	L1	Inductor	3.3 μH (27 mΩ, 6.8A, ±20 %)	SPM6530T-3R3M	TDK	7.1×6.5×3 (mm)	-
7	L2	Inductor	4.7 μH (35.8 mΩ, 5.6 A, ±20 %)	SPM6530T-4R7M	TDK	7.1×6.5×3 (mm)	-
8	C1, C2	Capacitor	0.015 μF (50 V, JB)	C1608JB1H153K080AA	TDK	0603	-
9	C3	Capacitor	100 pF (50 V, CH)	C1608CH1H101J080AA	TDK	0603	-
10	C4	Capacitor	470 pF (50 V, CH)	C1608CH1H471J080AA	TDK	0603	-
11	C5	Capacitor	220 pF (50 V, CH)	C1608CH1H221J080AA	TDK	0603	-
12	C6	Capacitor	2200 pF (50 V, CH)	C1608CH1H222J080AA	TDK	0603	-
13	C7	Capacitor	0.1 µF (50 V, JB)	C1608JB1H104K080AA	TDK	0603	-
14	C8, C9	Capacitor	1 μF (16 V, JB)	C1608JB1C105K080AA	TDK	0603	-
15	C10, C12	Capacitor	22 µF (25 V, X5R)	GRM32ER61E226KE15K	Murata	1210	-
16	C11, C13	Capacitor	33 µF (6.3 V, JB)	C3216JB0J336M130AC	TDK	1210	_
17	R1	Resistor	1.6 kΩ (1/16 W, 0.5 %)	RR0816P-163-D	SSM	0603	-
18	R2, R8, R14, R17, R18, R19, R20	Resistor	0 Ω	RK73Z1JTTD	KOA	0603	-
19	R3	Resistor	2 kΩ (1/16 W, 0.5 %)	RR0816P-202-D	SSM	0603	-
20	R4	Resistor	5.1 kΩ (1/16 W, 0.5 %)	RR0816P-512-D	SSM	0603	-
21	R5	Resistor	75 kΩ (1/16 W, 0.5 %)	RR0816P-753-D	SSM	0603	-
22	R6	Resistor	100 kΩ (1/16 W, 0.5 %)	RR0816P-104-D	SSM	0603	-
23	R7	Resistor	10 kΩ (1/16 W, 0.5 %)	RR0816P-103-D	SSM	0603	-
24	R9	Resistor	1 kΩ (1/16 W, 0.5 %)	RR0816P-102-D	SSM	0603	-
25	R10	Resistor	1.5 kΩ (1/16 W, 0.5 %)	RR0816P-152-D	SSM	0603	-
26	R11	Resistor	33 kΩ (1/16 W, 0.5 %)	RR0816P-333-D	SSM	0603	-
27	R12	Resistor	15 kΩ (1/16 W, 0.5 %)	RR0816P-153-D	SSM	0603	-
28	R13	Resistor	5.6 kΩ (1/16 W, 0.5 %)	RR0816P-562-D	SSM	0603	-
29	R15, R16	Resistor	0 Ω	-	-	0603	No mount
30	SW1	Dip switch	-	-	-	_	No mount
31	PIN	Terminal	Wire wrap	WT-2-1	Mac-Eight	_	-



A.3 Image





A.4 Silk Screen



There is no silk screen on the bottom.



A.5 Layout











Revision History



Document Revision History

Document Title: MB39C011AEVB-01 2CH Buck DC/DC Converter IC Evaluation Kit User Guide					
Document Number: 002-18196					
Revision	ECN#	Issue Date	Origin of Change	Description of Change	
**	5560142	12/28/2016	HIXT	New user guide	