



Si5347-D EVALUATION BOARD USER'S GUIDE

Description

The Si5347-D-EVB is used for evaluating the Si5347 Any-Frequency, Any-Output, Jitter-Attenuating Clock Multiplier revision D. The device revision is distinguished by a white 1 inch x 0.187 inch label with the text "SI5347-D-EB" installed in the lower left hand corner of the board. (For ordering purposes only, the terms "EB" and "EVB" refer to the board and the kit respectively. For the purpose of this document, the terms are synonymous in context.)

EVB Features

- Powered from USB port or external +5 V power supply via screw terminals.
- Onboard 48 MHz XTAL allows standalone or holdover mode of operation on the Si5347.
- CBProTM GUI programmable V_{DD} supply allows device supply voltages of 3.3, 2.5, or 1.8 V.
- CBPro GUI programmable V_{DDO} supplies allow each of the 8 outputs to have its own supply voltage selectable from 3.3, 2.5, or 1.8 V.
- CBPro GUI allows control and measurement of voltage, current, and power of V_{DD} and all 8 V_{DDO} supplies.
- Status LEDs for power supplies and control/status signals of Si5347.
- SMA connectors for input clocks, output clocks and optional external timing reference clock.



Figure 1. Si5347-D Evaluation Board

1. Si5347-D-EVB Functional Block Diagram

Below is a functional block diagram of the Si5347-D-EB. This evaluation board can be connected to a PC via the main USB connector for programming, control, and monitoring. See section "3. Quick Start" for more information.



Figure 2. Si5347-D-EB Functional Block Diagram



2. Si5347-D-EVB Support Documentation and ClockBuilderPro™ Software

All Si5347-D-EVB schematics, BOMs, User's Guides, and software can be found online at the following link: http://www.silabs.com/products/clocksoscillators/pages/si538x-4x-evb.aspx

3. Quick Start

- 1. Install ClockBuilderPro desktop software from EVB support web page given in Section 2.
- 2. Connect USB cable from Si5347-D-EB to PC with ClockBuilderPro software installed.
- 3. Leave the jumpers as installed from the factory, and launch the ClockBuilderPro software.
- 4. You can use ClockBuilderPro to create, download, and run a frequency plan on the Si5347-D-EB.
- 5. For the Si5347 data sheet, go to http://www.silabs.com/timing.

4. Jumper Defaults

| Location | Туре | l = Installed 0 = Open | Location | Туре | I = Installed 0 = Open |
|----------|-------|---------------------------|----------|-----------|---------------------------|
| JP1 | 2 pin | I | JP23 | 2 pin | 0 |
| JP2 | 2 pin | 0 | JP24 | 2 pin | 0 |
| JP3 | 2 pin | I | JP25 | 2 pin | 0 |
| JP4 | 2 pin | I | JP26 | 2 pin | 0 |
| JP5 | 2 pin | 0 | JP27 | 2 pin | 0 |
| JP6 | 2 pin | 0 | JP28 | 2 pin | 0 |
| JP7 | 2 pin | I | JP29 | 2 pin | 0 |
| JP8 | 2 pin | 0 | JP30 | 2 pin | 0 |
| JP9 | 2 pin | 0 | JP31 | 2 pin | 0 |
| JP10 | 2 pin | I | JP32 | 2 pin | 0 |
| JP13 | 2 pin | 0 | JP33 | 2 pin | 0 |
| JP14 | 2 pin | I | JP34 | 2 pin | 0 |
| JP15 | 3 pin | all open | JP35 | 2 pin | 0 |
| JP16 | 3 pin | 1 to 2 | JP36 | 2 pin | 0 |
| JP17 | 2 pin | 0 | JP38 | 3 pin | All Open |
| JP18 | 2 pin | 0 | JP39 | 2 pin | 0 |
| JP19 | 2 pin | 0 | JP40 | 2 pin | I |
| JP20 | 2 pin | 0 | JP41 | 2 pin | I |
| JP21 | 2 pin | 0 | J36 | 5 x 2 Hdr | All 5 installed |
| JP22 | 2 pin | 0 | | | |

Table 1. Si5347-D-EB Jumper Defaults



5. Status LEDs

| Location | Silkscreen | Color | Status Function Indication | |
|----------|------------|-------|------------------------------|--|
| D27 | 5VUSBMAIN | Blue | Main USB +5 V present | |
| D22 | 3P3V | Blue | DUT +3.3 V is present | |
| D26 | VDD DUT | Blue | DUT VDD Core voltage preser | |
| D25 | INTR | Red | MCU INTR (Interrupt) active | |
| D21 | READY | Green | MCU Ready | |
| D24 | BUSY | Green | MCU Busy | |
| D2 | LOS_XAXB_B | Blue | Loss of Signal at XAXB input | |
| D5 | LOL_AB | Blue | Loss of Lock - DSPLL A | |
| D6 | LOL_BB | Blue | Loss of Lock - DSPLL B | |
| D8 | LOL_CB | Blue | Loss of Lock _ DSPLL C | |
| D11 | INTRB | Blue | Si5347 Interrupt Active | |
| D12 | LOL_DB | Blue | Loss of Lock _ DSPLL D | |

Table 2. Si5347-D-EB Status LEDs

D27, D22, and D26 are illuminated when USB +5 V, Si5347 +3.3 V, and Si5347 Vcore supply voltages, respectively, are present. D25, D21, and D24 are status LEDs showing on-board MCU activity. D2 indicates loss of signal at XAXB input (either crystal osc or external reference). D5, D6, D8, D12 indicate loss of lock for one of 4 internal DSPLLs (A–D). D11 indicates Si5347 interrupt output is active (as configured by Si5347 register programming). LED locations are highlighted below with LED function name indicated on board silkscreen.



4



Figure 3. Si5347-D-EB LED Locations



6. External Reference Input (XA/XB)

An external timing reference (48 MHz XTAL) is used in combination with the internal oscillator to produce an ultra-low jitter reference clock for the DSPLL and for providing a stable reference for the free-run and holdover modes. The Si5347-D-EB can also accommodate an external reference clock instead of a crystal. To evaluate the device with an external REFCLK, C111 and C113 must be populated and XTAL Y1 removed (see Figure 4 below). The REFCLK can then be applied to SMA connectors J39 and J40.



Figure 4. External Reference Input Circuit



7. Clock Input Circuits (INx/INxB)

The Si5347-D-EB has eight SMA connectors (IN0-IN0B—IN3./IN3B) for receiving external clock signals. All input clocks are terminated as show in Figure 5 below. Note input clocks are ac-coupled and 50 Ω terminated. This represents four differential input clock pairs. Single-ended clocks can be used by appropriately driving one side of the differential pair with a single-ended clock. For details on how to configure inputs as single-ended, please refer to the Si5347 data sheet.



Figure 5. Input Clock Termination Circuit

8. Clock Output Circuits (OUTx/OUTxB)

Each of the sixteen output drivers (eight differential pairs, OUT0/OUT0B—OUT7/OUT7B) is ac-coupled to its respective SMA connector. The output clock termination circuit is shown in Figure 6 below. The output signal will have no dc bias. If dc coupling is required, the ac coupling capacitors can be replaced with a resistor of appropriate value. The Si5347-D-EB provides pads for optional output termination resistors and/or low frequency capacitors. Note that components with schematic "NI" designation are not normally populated on the Si5347-D-EB and provide locations on the PCB for optional dc/ac terminations by the end user.



Figure 6. Output Clock Termination Circuit



9. Installing ClockBuilderPro (CBPro) Desktop Software

To install the CBPro software on any Windows 7 (or above) PC:

Go to http://www.silabs.com/CBPro and download ClockBuilderPro software.

Installation instructions and User's Guide for ClockBuilder can be found at the download link shown above. Please follow the instructions as indicated.

10. Using the Si5347-D-EVB

10.1. Connecting the EVB to Your Host PC

Once ClockBuilderPro software is installed, connect to the EVB with a USB cable as shown below.



Figure 7. EVB Connection Diagram



10.2. Additional Power Supplies

The Si5347-D-EB comes pre-configured with jumpers installed at JP15 and JP16 (pins 1-2 in both cases) in order to select "USB". These jumpers, together with the components installed, configure the evaluation board to obtain all +5 V power solely through the main USB connector at J37. This setup is the default configuration and should normally be sufficient.

Figure 8 shows the correct installation of the jumper shunts at JP15 and JP16 for default or standard operation.



Figure 8. JP15-JP16 Standard Jumper Shunt Installation

Errata Note:Some early versions of the 64-pin Si534x-EBs may have the silkscreen text at JP15-JP16 reversed regarding EXT and USB, i.e., USB EXT instead of EXT USB. Regardless, the correct installation of the jumper shunts for default or standard operation is on the right hand side as read and viewed in Figure 8.

The general guidelines for single USB power supply operation are listed below:

- Use either a USB 3.0 or USB 2.0 port. These ports are specified to supply 900 mA and 500 mA respectively at +5 V.
- If you are working with a USB 2.0 port and you are current limited, turn off enough DUT output voltage regulators to drop the total DUT current ≤ 470 mA. (Note: USB 2.0 ports may supply > 500 mA. Provided the nominal +5 V drops gracefully by less than 10%, the EVB will still work.)
- If you are working with a USB 2.0 and you are current limited and need all output clock drivers enabled, re-configure the EVB to drive the DUT output voltage regulators from an external +5 V power supply as follows:
 - Connect external +5 V power supply to terminal block J33 on the back side of the PCB.
 - Move the jumper at JP15 from pins 1-2 USB to pins 2-3 EXT.



10.3. Overview of ClockBuilderPro Applications

Note: The following instructions and screen captures may vary slightly depending on your version of ClockBuilder Pro.

The ClockBuilderPro installer will install two main applications:



Figure 9. Application #1: ClockbuilderPro Wizard

Use the CBPro Wizard to:

- Create a new design
- Review or edit an existing design
- Export: create in-system programming files
- Export: create in-system programming files

| into DUTSPI 1 | C DUT | Register Editor | Regulators | All Voltages | GP10 | Status Register | ś. | | Control Registers |
|---------------|-------|-----------------|------------|--------------|-------|-----------------|----------|---|----------------------------------|
| | | | Voltage | Curren | nt | Power | | 1 | Soft Reset and Calibration |
| VDD | 1.80V | • <u>On</u> | 1.805 | / 239 | mA | 431 mW | Read | | SOIT,RST,ALL |
| VDDA | | 0.0 | 3.265 | / 123 | en.A. | 402 mW | Read | | SOFT_RST |
| VDD00 | 2.50V | • Or . | 2.466 1 | / 13 | mA | 32 mW | Read | | |
| VDD01 | 2.50V | • On | 2.496 | / 13 | mA | 32 mW | Read | | Hard Reset, Synk & Power Down |
| VDDO2 | 2.50V | Co | 2.458 1 | / 13 | mA | 32 mW | Read | | HARD_RST |
| VDDD3 | 1.80V | | 0.004 1 | / 0 | mA. | 0 mW | Read | | SYNC |
| VDDO4 | 2.50V | · On | 2,479 1 | / 13 | mA | 32 mW | Read | | PDN: 0 |
| VDDOS | 2.50V | • O | 2.476 1 | / 13 | mA | 32 mW | Read | | Frequency Adju |
| VDDO6 | 2.50V | • On | 2.482 1 | / 13 | Am. | 32 mW | Read | | FINC |
| VDDO7 | 1.80V | | 0.008 1 | / D | mA. | 0 mW | Read | | FDEC |
| VDDO8 | 2.50V | Di Oil | 2.456 1 | / 13 | mA | 32 mW | Read | | |
| VDD09 | 2.50V | Di | 2.475 | / 13 | mA | 32 mW | Read | | |
| All Output | | oltage _ | Tota | 465 | mA | 1.089 W | Read All | | |

Figure 10. Application #2: EVB GUI

Use the EVB GUI to:

- Download configuration to EVB's DUT (Si5347)
- Control the EVB's regulators
- Monitor voltage, current, power on the EVB



10.4. Common ClockBuilderPro Work Flow Scenarios

There are three common workflow scenarios when using CBPro and the Si5347-D-EVB. These workflow scenarios are:

- Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration
- Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration
- Workflow Scenario #3: Testing a User-Created Device Configuration

Each is described in more detail in the following sections.

10.5. Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration

The flow for using the EVB GUI to initialize and control a device on the EVB is as follows.

Once the PC and EVB are connected, launch ClockBuilder Pro by clicking on this icon on your PC's desktop.



Figure 11. ClockBuilderPro Desktop Icon

If an EVB is detected, click on the "Open Default Plan" button on the Wizard's main menu. CBPro automatically detects the EVB and device type.

| SILICON LABS | ClockBuilder Pro We Make Timing Simpl |
|-------------------|--|
| Work With a Desig | jn |
| Create New I | Design |
| 🖶 Open Design | Project File |
| Open Sample | e Design |
| | Open Default Plan Open EVII GUI |
| Quick Tools | |
| Export Config | guration |

Figure 12. Open Default Plan

Once you open the default plan (based on your EVB model number), a popup will appear.



Figure 13. Write Design to EVB Dialog

Select "Yes" to write the default plan to the Si5347 device mounted on your EVB. This ensures the device is completely reconfigured per the Silicon Labs default plan for the DUT type mounted on the EVB.





Figure 14. Writing Design Status

After CBPro writes the default plan to the EVB, click on "Open EVB GUI" as shown below.



Figure 15. Open EVB GUI

The EVB GUI will appear. Note all power supplies will be set to the values defined in the device's default CBPro project file created by Silicon Labs, as shown below.

| Info DUT SPI 1 | 2C DU1 | Register Editor | Regulators | All Voltages | GPID | Status Register | 5 |
|----------------|--------|-----------------|------------|--------------|------|-----------------|--------|
| | | | Voltage | Curren | nt i | Power | |
| VDD | 1.80V | • On | 1.795 V | 263 | mA | 472 mW | Read |
| VDDA | | On | 3.287 V | 112 | mA | 368 mW | Read |
| VDDS | 3.30V | • On | 3.293 V | 7 | mA | 23 mW | Read |
| VDDO0 | 2.50V | Dn Dn | 2.505 V | 15 | mA | 38 mW | Read |
| VDD01 | 2.50V | • On | 2.490 V | 18 | mA | 45 mW | Read |
| VDDO2 | 2.50V | • On | 2.485 V | 16 | mA | 40 mW | Read |
| VDDO3 | 2.50V | Ce | 2.497 V | 18 | mA | 45 mW | Read |
| VDDO4 | 2.50V | On | 2.509 V | 16 | mA | 40 mW | Read |
| VDDO5 | 2.50V | Cm | 2.510 V | 18 | mA | 45 mW | Read |
| VDDO6 | 2.50V | On | 2.499 V | 16 | mA | 40 mW | Read |
| VDD07 | 2.50V | 0n | 2.483 V | 15 | mA | 37 mW | Read |
| | - | /oltage _ | Total | 514 | mA 1 | 193 W | Read / |

Figure 16. EVB GUI Window



10.5.1. Verify Free-Run Mode Operation

Assuming no external clocks have been connected to the INPUT CLOCK differential SMA connectors (labeled "INx/INxB") located around the perimeter of the EVB, the DUT should now be operating in free-run mode, as the DUT will be locked to the crystal in this case.

You can run a quick check to determine if the device is powered up and generating output clocks (and consuming power) by clicking on the Read All button highlighted above and then reviewing the voltage, current and power readings for each VDDx supply.

Note: Shutting "Off" then "On" of the VDD and VDDA supplies will power-down and reset the DUT. Every time you do this, to reload the Silicon Labs-created default plan into the DUT's register space, you must go back to the Wizard's main menu and select "Write Design to EVB":



Figure 17. Write Design to EVB

Failure to do the step above will cause the device to read in a pre-programmed plan from its non-volatile memory (NVM). However, the plan loaded from the NVM may not be the latest plan recommended by Silicon Labs for evaluation.

At this point, you should verify the presence and frequencies of the output clocks (running to free-run mode from the crystal) using appropriate external instrumentation connected to the output clock SMA connectors. To verify the output clocks are toggling at the correct frequency and signal format, click on View Design Report as highlighted below.



Figure 18. View Design Report



Your configuration's design report will appear in a new window, as shown below. Compare the observed output clocks to the frequencies and formats noted in your default project's Design Report.



Figure 19. Design Report Window

10.5.2. Verify Locked Mode Operation

Assuming you connect the correct input clocks to the EVB (as noted in the Design Report shown above), the DUT on your EVB will be running in "locked" mode.



10.6. Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration

To modify the "default" configuration using the CBPro Wizard, click on Edit Configuration with Wizard:



Figure 20. Edit Configuration with Wizard

You will now be taken to the Wizard's step-by-step menus to allow you to change any of the default plan's operating configurations.

| ap 1 of 12 - De | sign ID & Notes 🔻 | Configuring Si53 |
|--|--|--|
| Denign ID | | |
| 1. | egisters, DESIGN, JOD through DESIGN, JD7, that can be used to store a des | gs/configuration/revision identifies. |
| Design ID: | 5347EVR1 (cottiene); max 8 (harsofers) | |
| | The string you enter here is stored as ASCE bytes in registers DESIGN_ED | 0 through DESIGN.3D7. |
| Padding Mode: | MULL Padded If you do not enter the full 8 characters, the reamining bytes of DES characters. | iGN_JDx will be padded with 0x00 bytes (ake NULL |
| | Space Padded If you do not enter the full 8 characters, the reamining bytes of DCS characters. | IGN_IDs will be padded with 0x20 bytes (space |
| Design Notes | want here. The test is stored in your project file and included in design re | costs Rubon factorial |
| not admit 10 | n menin metan inter menin atatapan in Jawa Kosfarr ina menintananya na atasfa tat | Annie Ontere unseinent- |
| | | |
| | | |
| | | |
| | | |

Figure 21. Design ID and Notes

Note you can click on the icon on the lower left hand corner of the menu to confirm if your frequency plan is valid. After making your desired changes, you can click on Write to EVB to update the DUT to reconfigure your device real-time. The Design Write status window will appear each time you make a change.



| CB Si5347 Design Write | |
|--|--|
| Writing Si5347 Design to EVB Address 0x0243 | |
| | |

Figure 22. Writing Design Status

10.7. Workflow Scenario #3: Testing a User-Created Device Configuration

To test a previously created user configuration, open the CBPro Wizard by clicking on the icon on your desktop and then selecting Open Design Project File.

| ClockBuilder Pro Wizard - Silcon Lates | - 2 2 |
|--|---|
| SILICON LABS We Make Timing Sim | |
| Work With a Design | Quick Links |
| Create New Design | Jitter Attenuator Clock Products |
| Den Design Project File | Knowledge Base Custom Part Number Lookup |
| ex Open Sample Design | ClockBuilder Go IOS App |
| Evaluation Board Detected SI5347 EVB Open Default Plan Open EVB GUL | |
| Quick Tools | |
| Export Configuration | |
| | |
| O, Pieterenzas | Venice 0.104 Built on 7/12/2014 |

Figure 23. Open Design Project File



Locate your CBPro design file (*.slabtimeproj or *.sitproj file) in the Windows file browser.

| - 0 |
|-----|
| 10 |
| 10 |
| |
| |
| 3.8 |
| |
| |
| |
| |
| |
| |
| |
| |
| |

Figure 24. Browse to Project File

Select Yes when the WRITE DESIGN to EVB popup appears:



Figure 25. Write Design to EVB Dialog

The progress bar will be launched. Once the new design project file has been written to the device, verify the presence and frequencies of your output clocks and other operating configurations using external instrumentation.



10.8. Exporting the Register Map File for Device Programming by a Host Processor

You can also export your configuration to a file format suitable for in-system programming by selecting Export as shown below:



Figure 26. Export Register Map File

You can now write your device's complete configuration to file formats suitable for in-system programming.

| \$5347 Export | | | | 000 |
|-----------------|----------------------------------|---------------------------------|---|-----------|
| Register File | Settings File | Multi-Project Register/Setting | в | |
| About Reg | ister Export | | | |
| configurat | ion. Each line | | e written to the SiS38x/4x device to achi pair in hexadecimal format. The address e address and data fields. | |
| | contained with | | al for information on register addressing includes a write to soft reset the devi | |
| Options | | | | |
| 1 Include | summary hea | ider | | |
| If check | ked, an inform d by the # cha | ational header will be include | d at the top of the file. Each line in the he n some basic information about the desig | |
| Include | pre- and post | t-write control register writes | | |
| ensure downk | s the device is | stable during configuration d | nd after writing the volatile configuration i fownload and resumes normal operation is this sequence off if your host system is man | after the |
| Die Revisio | m: Al 🚺 (| your selection is not saved to | prefs) | |
| | | Preview Export | Save to File | |

Figure 27. Export Settings



11. Writing a New Frequency Plan or Device Configuration to Non-Volatile Memory (OTP)

Note: Writing to the device non-volatile memory (OTP is **NOT** the same as writing a configuration into the Si5347 using Clock-BuilderPRo on the Si5347-D-EB. Writing a configuration into the EVB from ClockBuilderPro is done using Si5347 RAM space and can be done virtually unlimited numbers of times. Writing to OTP is limited as described below.

Refer to the Si534x/8x Family Reference Manuals and device data sheets for information on how to write a configuration to the EVB DUT's non-volatile memory (OTP). The OTP can be programmed a maximum of **two** times only. Care must be taken to ensure the configuration desired is valid when choosing to write to OTP.

12. Serial Device Communications

12.1. On-Board SPI Support

The MCU on-board the Si5347-D-EB communicates with the Si5347 device through a 4-wire SPI (Serial Peripheral Interface) link. The MCU is the SPI master and the Si5347 device is the SPI slave. The Si5347 device can also support a 2-wire I2C serial interface, although the Si5347-D-EB does NOT support the I2C mode of operation. SPI mode was chosen for the EVB because of the relatively higher speed transfers supported by SPI vs. I2C.

12.2. External I²C Support

I²C can be supported if driven from an external I²C controller. The serial interface signals between the MCU and Si5347 pass through shunts loaded on header J36. These jumper shunts must be installed in J36 for normal EVB operation using SPI with CBPro. If testing of I²C operation via external controller is desired, the shunts in J36 can be removed thereby isolating the on-board MCU from the Si5347 device. The shunt at J4 (I2C_SEL) must also be removed to select I²C as Si5347 interface type. An external I²C controller connected to the Si5347 side of J36 can then communicate to the Si5347 device. For more information on I²C signal protocol, refer to the Si5347 data sheet.

Figure 28 illustrates the J36 header schematic. J36 even numbered pins (2, 4, 6, etc.) connect to the Si5347 device, and the odd numbered pins (1, 3, 5, etc.) connect to the MCU. Once the jumper shunts have been removed from J36 and J4, I^2C operation should use J36 pin 4 (DUT_SDA_SDIO) as the I^2C SDA and J36 pin 8 (DUT_SCLK) as the I^2C SCLK. Note that the external I^2C controller will need to supply its own I^2C signal pull-up resistors.



Figure 28. Serial Communications Header J36



13. Si5347-D-EB Schematic and Bill of Materials (BOM)

The Si5347-D-EB Schematic and Bill of Materials (BOM) can be found online at:

http://www.silabs.com/products/clocksoscillators/pages/si538x-4x-evb.aspx

Note: Please be aware that the Si5347-D-EB schematic is in OrCad Capture *hierarchical format* and not in a typical "flat" schematic format.





Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories, A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com