# XMOS Audio Interface - Quick Start Guide

Version 1v0



Publication Date: 2009/12/17 Copyright © 2009 XMOS Ltd. All Rights Reserved.

# 1 XMOS Audio Interface

The XMOS Audio Interface provides a complete multi-channel digital audio interface for XMOS Development Kits including the XS1-G Development Kit (XDK). The board provides six analog channels in and eight analog channels out with additional stereo S/PDIF, MIDI, instrument, microphone and headphone sockets.

The analog channels are provided by an I2S CODEC. MIDI and S/PDIF are controlled directly from an attached XMOS device.

The XAI Kit includes:



**Requirements**: You require an XMOS development kit to use the XAI. Example software is available from XMOS providing a full reference design for your audio solutions.

# 2 Getting Started

Download and install the demonstration software from the XMOS website, according to your license agreement.





To use a USB or AVB input, remove the back of the XDK and set DIP switches as required—see Figure 3.

Replace the back cover.

Connect your USB or AVB input device to the XDK. If you are using a USB device connect it to the USB port on the right-hand side of the XDK. If you are using an AVB device connect it to the Ethernet RJ45 socket to the right—see Figure 2



Connect the XAI to the XDK using the 64-way IDC cable supplied.



Connect additional audio input and output devices to the XAI—see Figure 1 for details of input and output connectors.



Plug-in the XDK using the 12V power supplies provided with the Kit.



Switch on the XDK and wait for the LEDs to flash to indicate that the devices is initialised.

The kit is now ready for use.

## 3 XAI Connectors



Figure 1: XAI Connectors

Similar the Coax or S/PDIF input connector, you must use the *Select Input Switch* to select the input device—left for Coax and right for S/PDIF. The Coax and S/PDIF output connectors are permanently enabled.

## 4 XDK Connectors



Figure 2: XDK Connectors

## 5 XDK DIP Switches

To use an USB or AVB input to the XDK, the DIP switches on the back of the XDK motherboard must be set as follows:

USB	]	AVB	
Off On		Off	On
Bank 0		Ban	k 0
<ul> <li>✓</li> </ul>			$\checkmark$
✓			$\checkmark$
✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓			✓ ✓ ✓ ✓
<ul> <li>✓</li> </ul>			
Bank 1		Ban	k 1
<ul> <li>✓</li> </ul>			$\checkmark$
$\checkmark$		~	
~		~	
✓	_		$\checkmark$
Bank 2		Bank 2	
$\checkmark$		$\checkmark$	
✓			$\checkmark$
✓ ✓ ✓ Bank 3			✓ ✓ ✓
✓			
Bank 3	_	Ban	k 3
<ul> <li>✓</li> </ul>	_		$\checkmark$
$\checkmark$		✓	
✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ Bank 4		✓ ✓ ✓	
~	_		
	_	Ban	k 4
$\checkmark$	_		$\checkmark$
<ul> <li>✓</li> </ul>			$\checkmark$
$\checkmark$		~	
✓	_		$\checkmark$
Bank 5	_		k 5
✓	_	~	
✓	_		✓ ✓
✓	1		$\checkmark$
✓			$\checkmark$

Figure 3: XDK DIP Switches

### 6 Port map

The table below provides a full description of the port-to-pin mappings used on the XAI board:

Pin	Port			Processor		
	1b	4b	8b	16b	2	
XnD0	P1A0				SCLK (Serial Clock or Bit Clock)	
XnD1	P1B0				LRCK (Left/Right Clock or Word Clock)	
XnD2	-	P4A0	P8A0	P16A0	SDA (I2C)	
XnD3	1	P4A1	P8A1	P16A1		
XnD4	1	P4B0	P8A2	P16A2	SCL (I2C)	
XnD5	1	P4B1	P8A3	P16A3		
XnD6	1	P4B2	P8A4	P16A4		
XnD7	1	P4B3	P8A5	P16A5		
XnD8	1	P4A2	P8A6	P16A6		
XnD9	1	P4A3	P8A7	P16A7		
X <i>n</i> D10	P1C0				DAC_SD1	
X <i>n</i> D11	P1D0				DAC_SD2	
X <i>n</i> D12	P1E0				DAC_SD3	
X <i>n</i> D13	P1F0				DAC_SD4	
X <i>n</i> D14		P4C0	P8B0	P16A8	RST_N (Reset to CODEC)	
X <i>n</i> D15	1	P4C1	P8B1	P16A9	Low Cost DAC Frequency Select	
X <i>n</i> D16	1	P4D0	P8B2	P16A10	INT (Interrupt from CODEC)	
X <i>n</i> D17	1	P4D1	P8B3	P16A11		
X <i>n</i> D18	1	P4D2	P8B4	P16A12		
X <i>n</i> D19	1	P4D3	P8B5	P16A13		
X <i>n</i> D20	1	P4C2	P8B6	P16A14		
X <i>n</i> D21	1	P4C3	P8B7	P16A15		
X <i>n</i> D22	P1G0				ADC_SD1	
X <i>n</i> D23	P1H0				ADC_SD2	
X <i>n</i> D24	P110				ADC_SD3	
X <i>n</i> D25	P1J0				Low Cost DAC LRCK	
X <i>n</i> D26		P4E0	P8C0	P16B0	MIDI OUT	
X <i>n</i> D27	1	P4E1	P8C1	P16B1		
X <i>n</i> D28	1	P4F0	P8C2	P16B2	MIDI IN	
X <i>n</i> D29	1	P4F1	P8C3	P16B3		
X <i>n</i> D30	1	P4F2	P8C4	P16B4		
X <i>n</i> D31	1	P4F3	P8C5	P16B5		
X <i>n</i> D32		P4E2	P8C6	P16B6	]	
X <i>n</i> D33		P4E3	P8C7	P16B7	]	
X <i>n</i> D34	P1K0				SPDIF_TX	
X <i>n</i> D35	P1L0				SPDIF_RX	
X <i>n</i> D36	P1M0		P8D0	P16B8	CLK_OUT (From Clock Synchronisation Chip)	
X <i>n</i> D37	P1N0		P8D1	P16B9	CLK_IN (To Clock Synchronisation Chip)	
X <i>n</i> D38	P100		P8D2	P16B10	Low Cost DAC DATA	
X <i>n</i> D39	P1P0		P8D3	P16B11	Low Cost DAC SCLK	
X <i>n</i> D40			P8D4	P16B12		
X <i>n</i> D41	1		P8D5	P16B13		
X <i>n</i> D42			P8D6	P16B14		
X <i>n</i> D43			P8D7	P16B15		

### 7 Further Information

Further information on the XAI (including the hardware manual, schematics and board design files) is available at: www.xmos.com/xai.

### 8 Document History

Date	Release	Comment
2009-12-17	1v0	First release

### Disclaimer

XMOS Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

Copyright ©2009 XMOS Ltd. All Rights Reserved. XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners. Where those designations appear in this document, and XMOS was aware of a trademark claim, the designations have been printed with initial capital letters or in all capitals.