

Si47xx Programming Guide

1. Introduction

This document provides an overview of the programming requirements for the Si4704/05/06/3x AM/FM/SW/LW receiver. The hardware control interface and software commands are detailed along with several examples of the required steps to configure the device for various modes of operation.

2. Overview

This family of products is programmed using commands and responses. To perform an action, the system controller writes a command byte and associated arguments, causing the device to execute the given command. The device will, in turn, provide a response depending on the type of command that was sent. Section "4. Commands and Responses" on page 5 and Section "5. Commands and Properties" on page 6 describe the procedures for using commands and responses and provide complete lists of commands, properties, and responses.

The device has a slave control interface that allows the system controller to send commands to and receive responses from the device using one of three serial protocols (or bus modes): 2-wire mode (I²C and SMBUS compatible), 3-wire mode, or SPI mode.

Section "6. Control Interface" on page 123 describes the control interface in detail.

Section "7. Powerup" on page 131 describes options for the sequencing of VDD and VIO power supplies, selection of the desired bus mode, provision of the reference clock, RCLK, and sending of the POWER UP command.

Section "8. Powerdown" on page 138 describes sending the POWER_DOWN command and removing VDD and VIO power supplies as necessary.

Section "9. Digital Audio Interface" on page 139 describes the digital audio format supported and how to operate the device in digital mode.

Section "10. Timing" on page 142 describes the CTS (Clear to Send) timing indicating when the command has been accepted and in most cases completed execution, and the STC (Seek/Tune Complete) timing indicating when the Seek/Tune commands have completed execution.

Section "11. Programming Examples" on page 146 provides flowcharts and step-by-step procedures for programming the device.

Table 1. Product Family Function

Part Number	General Description	FM Receiver	AM Receiver	SW/LW Receiver	RDS	High Performance RDS	RPS	Digital Input	Digital Output	Embedded FM antenna	AEC-Q100 Qualified	Package Size (mm)
Si4702	FM Receiver	✓								ш		3x3
Si4703	FM Receiver with RDS	✓			✓							3x3
Si4704	FM Receiver	✓							Not e 1	✓		3x3
Si4705	FM Receiver with RDS	✓			1	Note 2			✓	✓		3x3
Si4706 ³	High Performance RDS Receiver	✓			1	✓			✓	√		3x3
Si4708	FM Receiver	✓										2.5x2.5
Si4709	FM Receiver with RDS	✓			1							2.5x2.5
Si4730	AM/FM Receiver	✓	✓									3x3
Si4731	AM/FM Receiver with RDS	✓	√		✓	Note 2			√			3x3
Si4732 ⁴	AM/SW/LW/FM Receiver with RDS	✓	✓	✓	✓	✓			√			SOIC16
Si4734	AM/SW/LW/FM Receiver	✓	✓	✓								3x3
Si4735	AM/SW/LW/FM Receiver with RDS	✓	✓	✓	✓	Note 2			✓			3x3

Notes:

- 1. Digital Output is available in Si4704-D60 and later.
- 2. High Performance RDS is available in Si4705/31/35 and later, Si4732.
- 3. Si4706 is covered under NDA.
- **4.** Si4732-A10 has the same firmware FMRX component and AM_SW_LW RX component as that of Si4735-D60, so Si4732-A10 is considered as the most recent revision as D60, and the Si4735-D60 related descriptions in Appendix A and Appendix B also apply to Si4732-A10 if not specified.

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Introduction	1
2. Overview	1
3. Terminology	
4. Commands and Responses	5
5. Commands and Properties	6
5.1. Commands and Properties for the FM/RDS Receiver (Si4704/05/06/3x)	6
5.2. Commands and Properties for the AM/SW/LW Receiver (Si4730/31/32/34/35) .	68
5.3. Commands and Properties for the Stereo Audio ADC Mode (Si4704/05/30/31)	104
6. Control Interface	123
6.1. 2-Wire Control Interface Mode	123
6.2. 3-Wire Control Interface Mode	126
6.3. SPI Control Interface Mode	129
7. Powerup	131
7.1. Powerup from Device Memory	132
7.2. Powerup from a Component Patch	132
8. Powerdown	138
9. Digital Audio Interface	139
10. Timing	142
11. Programming Examples	146
11.1. Programming Example for the FM/RDS Receiver	146
11.2. Programming Example for the AM/LW/SW Receiver	
Document Change List	178

AN332

3. Terminology

- SEN—Serial enable pin, active low; used as device select in 3-wire and SPI operation and address selection in 2-wire operation.
- SDIO—Serial data in/data out pin.
- SCLK—Serial clock pin.
- RST or RSTb—Reset pin, active low
- RCLK—External reference clock
- GPO—General purpose output
- CTS—Clear to send
- STC—Seek/Tune Complete
- NVM—Non-volatile internal device memory
- Device—Refers to the AM/FM/SW/LW Receiver
- System Controller—Refers to the system microcontroller
- CMD—Command byte
- COMMANDn—Command register (16-bit) in 3-Wire mode (n = 1 to 4)
- ARGn—Argument byte (n = 1 to 7)
- STATUS—Status byte
- RESPn—Response byte (n = 1 to 15)
- RESPONSEn—Response register (16-bit) in 3-Wire mode (n = 1 to 8)

4. Commands and Responses

Commands control actions, such as power up, power down, or tune to a frequency, and are one byte in size. Arguments are specific to a given command and are used to modify the command. For example, after the FM_TUNE_FREQ command, arguments are required to set the tune frequency. Arguments are one byte in size, and each command may require up to seven arguments. Responses provide the system controller status information and are returned after a command and its associated arguments are issued. All commands return a one byte status indicating interrupt state and clear-to-send the next command. Commands may return up to 15 additional response bytes. A complete list of commands is available in "5. Commands and Properties".

Table 2 shows an example of tuning to a frequency using the FM_TUNE_FREQ command. This command requires that a command and three arguments be sent and returns one status byte. The table is broken into three columns. The first column lists the action taking place: command (CMD), argument (ARG), status (STATUS), or response (RESP). The second column lists the data byte or bytes in hexadecimal that are being sent or received. An arrow preceding the data indicates data being sent from the device to the system controller. The third column describes the action.

Action	Data	Description
CMD	0x20	FM_TUNE_FREQ
ARG1	0x00	
ARG2	0x27	Set frequency to 101.1 MHz
ARG3	0x7E	
ARG4	0x00	Set antenna tuning capacitor to auto
STATUS	→0x80	Reply Status. Clear-to-send high.

Table 2. Using the FM_TUNE_FREQ Command

Properties are special command arguments used to modify the default device operation and are generally configured immediately after power-up. An example of a property is REFCLK_FREQ. A complete list of properties is available in Section "5. Commands and Properties".

Table 3 shows an example of setting the REFCLK frequency using the REFCLK_FREQ property by sending the SET_PROPERTY command and five argument bytes. ARG1 of the SET_PROPERTY command is always 0x00. ARG2 and ARG3 are used to select the property number, PROP (0x0201 in this example), and ARG4 and ARG5 are used to set the property value, PROPD (0x8000 or 32768 Hz in the example).

Action	Data	Description
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x02	REFCLK_FREQ
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x80	32768 Hz
ARG5 (PROPD)	0x00	
STATUS	→0x80	Reply Status. Clear-to-send high.

Table 3. Using the SET_PROPERTY Command

The implementation of the command and response procedures in the system controller differs for each of the three bus modes. Section "6. Control Interface" on page 123 details the required bit transactions on the control bus for each of the bus modes.

5. Commands and Properties

There are two different components for these product families:

- 1. FM Receiver component
- 2. AM/SW/LW component

The following two subsections list all the commands and properties used by each of the component.

5.1. Commands and Properties for the FM/RDS Receiver (Si4704/05/06/3x)

Tables 4 and 5 summarize the commands and properties for the FM/RDS Receiver component applicable to Si4704/05/06/3x.

Table 4. FM/RDS Receiver Command Summary

Cmd	Name	Description	Available In
0x01	POWER_UP	Power up device and mode selection.	All
0x10	GET_REV	Returns revision information on the device.	All
0x11	POWER_DOWN	Power down device.	All
0x12	SET_PROPERTY	Sets the value of a property.	All
0x13	GET_PROPERTY	Retrieves a property's value.	All
0x14	GET_INT_STATUS	Reads interrupt status bits.	All
0x15	PATCH_ARGS*	Reserved command used for patch file downloads.	All
0x16	PATCH_DATA*	Reserved command used for patch file downloads.	All
0x20	FM_TUNE_FREQ	Selects the FM tuning frequency.	All
0x21	FM_SEEK_START	Begins searching for a valid frequency.	All
0x22	FM_TUNE_STATUS	Queries the status of previous FM_TUNE_FREQ or FM_SEEK_START command.	All
0x23	FM_RSQ_STATUS	Queries the status of the Received Signal Quality (RSQ) of the current channel.	All
0x24	FM_RDS_STATUS	Returns RDS information for current channel and reads an entry from RDS FIFO.	Si4705/06, Si4731/32/35
0x27	FM_AGC_STATUS	Queries the current AGC settings	All
0x28	FM_AGC_OVERRIDE	Override AGC setting by disabling and forcing it to a fixed value	All
0x80	GPIO_CTL	Configures GPO1, 2, and 3 as output or Hi-Z.	All
0x81	GPIO_SET	Sets GPO1, 2, and 3 output level (low or high).	All

*Note: Commands PATCH_ARGS and PATCH_DATA are only used to patch firmware. For information on applying a patch file, see "7.2. Powerup from a Component Patch" on page 132.

Table 5. FM/RDS Receiver Property Summary

Prop	Name	Description	Default	Available In
0x0001	GPO_IEN	Enables interrupt sources.	0x0000	All
0x0102	DIGITAL_OUTPUT_ FORMAT	Configure digital audio outputs.	0x0000	Si4704-D60 and later, Si4705/06, Si4731/32/35, Si4730/34-D60 and later
0x0104	DIGITAL_OUTPUT_ SAMPLE_RATE	Configure digital audio output sample rate.	0x0000	Si4704-D60 and later, Si4705/06, Si4731/32/35, Si4730/34-D60 and later
0x0201	REFCLK_FREQ	Sets frequency of reference clock in Hz. The range is 31130 to 34406 Hz, or 0 to disable the AFC. Default is 32768 Hz.	0x8000	All
0x0202	REFCLK_PRESCALE	Sets the prescaler value for RCLK input.	0x0001	All
0x1100	FM_DEEMPHASIS	Sets deemphasis time constant. Default is 75 µs.	0x0002	All
0x1102	FM_CHANNEL_FILTER	Selects bandwidth of chan- nel filter applied at the demodulation stage.	0x0001	Si4706 Si4705/31/35-D50, and later, Si4732
			0x0000	Si4704/30/34-D50 and later
0x1105	FM_BLEND_STEREO_ THRESHOLD	Selects bandwidth of chan- nel filter applied at the demodulation stage.	0x0031	Si470x
0x1106	FM_BLEND_MONO_ THRESHOLD	Sets RSSI threshold for mono blend (Full mono below threshold, blend above threshold). To force stereo set this to 0. To force mono set this to 127. Default value is 30 dBµV.	0x001E	Si470x
0x1107	FM_ANTENNA_INPUT	Selects the antenna type and the pin to which it is connected.	0x0000	Si4704/05/06
0x1108	FM_MAX_TUNE_ ERROR	Sets the maximum freq error allowed before setting the	0x001E	All
		AFC rail (AFCRL) indicator. Default value is 20 kHz.	0x0014	All others
0x1200	FM_RSQ_INT_ SOURCE	Configures interrupt related to Received Signal Quality metrics.	0x0000	All

Table 5. FM/RDS Receiver Property Summary (Continued)

Prop	Name	Description	Default	Available In
0x1201	FM_RSQ_SNR_HI_ THRESHOLD	Sets high threshold for SNR interrupt.	0x007F	All
0x1202	FM_RSQ_SNR_LO_ THRESHOLD	Sets low threshold for SNR interrupt.	0x0000	All
0x1203	FM_RSQ_RSSI_HI_ THRESHOLD	Sets high threshold for RSSI interrupt.	0x007F	All
0x1204	FM_RSQ_RSSI_LO_ THRESHOLD	Sets low threshold for RSSI interrupt.	0x0000	All
0x1205	FM_RSQ_MULTIPATH_HI_ THRESHOLD	Sets high threshold for multipath interrupt.	0x007F	Si4706-D50, Si4704/05/30/31/34/35-D50, and later, Si4732
0x1206	FM_RSQ_MULTIPATH_ LO_THRESHOLD	Sets low threshold for multipath interrupt.	0x0000	Si4706-D50, Si4704/05/30/31/34/35-D50, and later, Si4732
0x1207	FM_RSQ_BLEND_ THRESHOLD	Sets the blend threshold for blend interrupt when boundary is crossed.	0x0081	All
0x1300	FM_SOFT_MUTE_RATE	Sets the attack and decay rates when entering and leaving soft mute.	0x0040	Si4706
0x1301	FM_SOFT_MUTE_SLOPE	Configures attenuation slope during soft mute in dB attenu- ation per dB SNR below the soft mute SNR threshold. Default value is 2.	0x0002	Si4704/05/06/3x-D50 and later, Si4732
0x1302	FM_SOFT_MUTE_ MAX_ATTENUATION	Sets maximum attenuation during soft mute (dB). Set to 0 to disable soft mute. Default is 16 dB.	0x0010	All
0x1303	FM_SOFT_MUTE_ SNR_THRESHOLD	Sets SNR threshold to engage soft mute. Default is 4 dB.	0x0004	All
0x1304	FM_SOFT_MUTE_ RELEASE_RATE	Sets soft mute release rate. Smaller values provide slower release, and larger values provide faster release. The default is 8192 (approximately 8000 dB/s)	0x2000	Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732

Table 5. FM/RDS Receiver Property Summary (Continued)

Prop	Name	Description	Default	Available In
0x1305	FM_SOFT_MUTE_ ATTACK_RATE	Sets soft mute attack rate. Smaller values provide slower attack, and larger val- ues provide faster attack. The default is 8192 (approxi- mately 8000 dB/s)	0x2000	Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732
0x1400	FM_SEEK_BAND_ BOTTOM	Sets the bottom of the FM band for seek. Default is 8750 (87.5 MHz).	0x222E	All
0x1401	FM_SEEK_BAND_TOP	Sets the top of the FM band for seek. Default is 10790 (107.9 MHz).	0x2A26	All
0x1402	FM_SEEK_FREQ_ SPACING	Selects frequency spacing for FM seek. Default value is 10 (100 kHz).	0x000A	All
0x1403	FM_SEEK_TUNE_ SNR_THRESHOLD	Sets the SNR threshold for a valid FM Seek/Tune. Default value is 3 dB.	valid FM Seek/Tune.	
0x1404	FM_SEEK_TUNE_ RSSI_TRESHOLD	Sets the RSSI threshold for a valid FM Seek/Tune. Default value is 20 dBµV.	0x0014	All
0x1500	FM_RDS_INT_SOURCE	Configures RDS interrupt behavior.	0x0000	Si4705/06, Si431/32/35
0x1501	FM_RDS_INT_FIFO_ COUNT	Sets the minimum number of RDS groups stored in the receive FIFO required before RDSRECV is set.	0x0000	Si4705/06, Si431/32/35
0x1502	FM_RDS_CONFIG	Configures RDS setting.	0x0000	Si4705/06, Si431/32/35
0x1503	FM_RDS_CONFIDENCE	Sets the confidence level threshold for each RDS block.	0x1111	Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732
0x1800	FM_BLEND_RSSI_ STEREO_THRESHOLD	Sets RSSI threshold for stereo blend. (Full stereo above threshold, blend below threshold.) To force stereo, set this to 0. To force mono, set this to 127. Default value is 49 dBµV.	0x0031	Si4706-D50, Si4705/31/35-D50 and later, Si4732

Table 5. FM/RDS Receiver Property Summary (Continued)

Prop	Name	Description	Default	Available In
0x1801	FM_BLEND_RSSI MONO_ THRESHOLD	Sets RSSI threshold for mono blend (Full mono below threshold, blend above threshold). To force stereo, set this to 0. To force mono, set this to 127. Default value is 30 dBµV.	0x001E	Si4706-D50, Si4705/31/35 -D50 and later, Si4732
0x1802	FM_BLEND_RSSI_ ATTACK_RATE	Sets the stereo to mono attack rate for RSSI based blend. Smaller values provide slower attack and larger values provide faster attack. The default is 4000 (approximately 16 ms).	0x0FA0	Si4706-D50, Si4705/31/35 -D50 and later, Si4732
0x1803	FM_BLEND_RSSI_ RELEASE_RATE	Sets the mono to stereo release rate for RSSI based blend. Smaller values provide slower release and larger values provide faster release. The default is 400 (approximately 164 ms).	0x0190	Si4706-D50, Si4705/31/35 -D50 and later, Si4732
0x1804	FM_BLEND_SNR_ STEREO_THRESHOLD	Sets SNR threshold for stereo blend (Full stereo above threshold, blend below threshold). To force stereo, set this to 0. To force mono, set this to 127. Default value is 27 dB.	0x001B	Si4704/05-D50 and later, Si4706-D50 and later, Si4730/31/34/35-D60 and later, Si4732
0x1805	FM_BLEND_SNR_MONO_ THRESHOLD	Sets SNR threshold for mono blend (Full mono below threshold, blend above threshold). To force stereo, set this to 0. To force mono, set this to 127. Default value is 14 dB.	0x000E	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x1806	FM_BLEND_SNR_ ATTACK_RATE	Sets the stereo to mono attack rate for SNR based blend. Smaller values provide slower attack and larger values provide faster attack. The default is 4000 (approximately 16 ms).	0x0FA0	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732

Table 5. FM/RDS Receiver Property Summary (Continued)

Prop	Name	Description	Default	Available In
0x1807	FM_BLEND_SNR_ RELEASE_RATE	Sets the mono to stereo release rate for SNR based blend. Smaller values provide slower release and larger values provide faster release. The default is 400 (approximately 164 ms).	0x0190	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x1808	FM_BLEND_MULTIPATH_ STEREO_THRESHOLD	Sets multipath threshold for stereo blend (Full stereo below threshold, blend above threshold). To force stereo, set this to 100. To force mono, set this to 0. Default value is 20.	0x0014	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x1809	FM_BLEND_MULTIPATH MONO_THRESHOLD	Sets Multipath threshold for mono blend (Full mono above threshold, blend below threshold). To force stereo, set to 100. To force mono, set to 0. The default is 60.	0x003C	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x180A	FM_BLEND_MULTIPATH_ ATTACK_RATE	Sets the stereo to mono attack rate for Multipath based blend. Smaller values provide slower attack and larger values provide faster attack. The default is 4000 (approximately 16 ms).	0x0FA0	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x180B	FM_BLEND_MULTIPATH_ RELEASE_RATE	Sets the mono to stereo release rate for Multipath based blend. Smaller values provide slower release and larger values provide faster release. The default is 40 (approximately 1.64 s).	0x0028	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x1A00	FM_HICUT_SNR_HIGH_ THRESHOLD	Sets the SNR level at which hi-cut begins to band limit. Default value is 24.	0x0018	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x1A01	FM_HICUT_ SNR_LOW_ THRESHOLD	Sets the SNR level at which hi-cut reaches maximum band limiting. Default value is 15.	0x000F	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732

Table 5. FM/RDS Receiver Property Summary (Continued)

Prop	Name	Description	Default	Available In
0x1A02	FM_HICUT_ ATTACK_RATE	Sets the rate at which hi-cut lowers the cut-off frequency. Default value is 20000 (approximately 3 ms)	0x4E20	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x1A03	FM_HICUT_ RELEASE_RATE	Sets the rate at which hi-cut increases the cut-off frequency. Default value is 20. (approximately 3.3 s)	0x0014	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x1A04	FM_HICUT_ MULTIPATH_TRIGGER THRESHOLD	Sets the MULTIPATH level at which hi-cut begins to band limit. Default value is 20.	0x0014	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x1A05	FM_HICUT_ MULTIPATH_END_ THRESHOLD	Sets the MULTIPATH level at which hi-cut reaches maximum band limiting. Default value is 60.	0x003C	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x1A06	FM_HICUT_CUTOFF_ FREQUENCY	Sets the maximum band limit frequency for hi-cut and also sets the maximum audio frequency. Default value is 0 (disabled).	0x0000	Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D60 and later, Si4732
0x4000	RX_VOLUME	Sets the output volume.	0x003F	All
0x4001	RX_HARD_MUTE	Mutes the audio output. L and R audio outputs may be muted independently.	0x0000	All

Table 6. Status Response for the FM/RDS Receiver

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT

Bit	Name	Function
7	CTS	Clear to Send. 0 = Wait before sending next command. 1 = Clear to send next command.
6	ERR	Error. 0 = No error 1 = Error
5:4	Reserved	Values may vary.
3	RSQINT	Received Signal Quality Interrupt. 0 = Received Signal Quality measurement has not been triggered. 1 = Received Signal Quality measurement has been triggered.
2	RDSINT	Radio Data System (RDS) Interrupt (Si4705/31/32/35 Only). 0 = Radio data system interrupt has not been triggered. 1 = Radio data system interrupt has been triggered.
1	Reserved	Values may vary.
0	STCINT	Seek/Tune Complete Interrupt. 0 = Tune complete has not been triggered. 1 = Tune complete has been triggered.

5.1.1. FM/RDS Receiver Commands

Command 0x01. POWER_UP

Initiates the boot process to move the device from powerdown to powerup mode. The boot can occur from internal device memory or a system controller downloaded patch. To confirm that the patch is compatible with the internal device library revision, the library revision should be confirmed by issuing the POWER_UP command with FUNC = 15 (query library ID). The device returns the response, including the library revision, and then moves into powerdown mode. The device can then be placed in powerup mode by issuing the POWER_UP command with FUNC = 0 (FM Receive) and the patch may be applied (See Section "7.2. Powerup from a Component Patch" on page 132).

The POWER_UP command configures the state of ROUT (pin 13, Si4732 pin 16) and LOUT (pin 14, Si4732 pin 1) for analog audio mode and GPO2/INT (pin 18, Si4732 pin 3) for interrupt operation. For the Si4705/31/32/35, the POWER_UP command also configures the state of GPO3/DCLK (pin 17, Si4732 pin 2), DFS (pin 16, Si4732 pin 1), and DOUT (pin 15, Si4732 pin 16) for digital audio mode. The command configures GPO2/INT interrupts (GPO2OEN) and CTS interrupts (CTSIEN). If both are enabled, GPO2/INT is driven high during normal operation and low for a minimum of 1 µs during the interrupt. The CTSIEN bit is duplicated in the GPO_IEN property. The command is complete when the CTS bit (and optional interrupt) is set.

Note: To change function (e.g. FM RX to AM RX), issue POWER_DOWN command to stop current function; then, issue POW-ER_UP to start new function.

Note: Delay at least 500 ms between powerup command and first tune command to wait for the oscillator to stabilize if XOSCEN is set and crystal is used as the RCLK.

Available in: All

Command Arguments: Two

Response Bytes: None (FUNC = 0), Seven (FUNC = 15)

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
CMD	0	0	0	0	0	0	0	1	
ARG1	CTSIEN	GPO20EN	PATCH	XOSCEN		FUNC	C[3:0]		
ARG2		OPMODE[7:0]							

ARG	Bit	Name	Function
1	7	CTSIEN	CTS Interrupt Enable. 0 = CTS interrupt disabled. 1 = CTS interrupt enabled.
1	6	GPO2OEN	GPO2 Output Enable. 0 = GPO2 output disabled. 1 = GPO2 output enabled.
1	5	PATCH	Patch Enable. 0 = Boot normally. 1 = Copy NVM to RAM, but do not boot. After CTS has been set, RAM may be patched.

ARG	Bit	Name	Function
1	4	XOSCEN	Crystal Oscillator Enable. 0 = Use external RCLK (crystal oscillator disabled). 1 = Use crystal oscillator (RCLK and GPO3/DCLK with external 32.768 kHz crystal and OPMODE=00000101). See Si47xx Data Sheet Application Schematic for external BOM details.
1	3:0	FUNC[3:0]	Function. 0 = FM Receive. 1–14 = Reserved. 15 = Query Library ID.
2	7:0	OPMODE[7:0]	Application Setting. 00000101 = Analog audio outputs (LOUT/ROUT). 00001011 = Digital audio output (DCLK, LOUT/DFS, ROUT/DIO) (Si4704/05/21/31/35/37/39/41/43/45/84/85 FMRX component 2.0 or later with XOSCEN = 0) 10110000 = Digital audio outputs (DCLK, DFS, DIO) (Si4704/05/31/35 FMRX component 2.0 or later with XOSCEN = 0). 10110101 = Analog and digital audio outputs (LOUT/ROUT and DCLK, DFS, DIO) (Si4704/05/31 FMRX component 2.0 or later with XOSCEN = 0).

Response (FUNC = 0, FM Receive)

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT

Response (FUNC = 15, Query Library ID)

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT		
RESP1					PN[7:0]			•		
RESP2				F۱	WMAJOR[7:	0]				
RESP3				F\	WMINOR[7:	0]				
RESP4				RE	SERVED[7	:0]				
RESP5				RE	SERVED[7	:0]				
RESP6		CHIPREV[7:0]								
RESP7				LII	BRARYID[7:	0]				

RESP	Bit	Name	Function
1	7:0	PN[7:0]	Final 2 digits of part number (HEX).
2	7:0	FWMAJOR[7:0]	Firmware Major Revision (ASCII).
3	7:0	FWMINOR[7:0]	Firmware Minor Revision (ASCII).

AN332

4	7:0	RESERVED[7:0]	Reserved, various values.
5	7:0	RESERVED[7:0]	Reserved, various values.
6	7:0	CHIPREV[7:0]	Chip Revision (ASCII).
7	7:0	LIBRARYID[7:0]	Library Revision (HEX).

Command 0x10. GET_REV

Returns the part number, chip revision, firmware revision, patch revision and component revision numbers. The command is complete when the CTS bit (and optional interrupt) is set. This command may only be sent when in powerup mode.

Available in: All

Command arguments: None

Response bytes: Fifteen (Si4705/06 only), Eight (Si4704/3x)

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	0	1	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT		
RESP1				PN	[7:0]					
RESP2				FWMA	JOR[7:0]					
RESP3				FWMIN	IOR[7:0]					
RESP4				PATCI	H _H [7:0]					
RESP5				PATC	H _L [7:0]					
RESP6				СМРМА	JOR[7:0]					
RESP7				CMPMI	NOR[7:0]					
RESP8				CHIPR	EV[7:0]					
RESP10				Rese	erved					
RESP11				Rese	erved					
RESP12				Rese	erved					
RESP13		Reserved								
RESP14		Reserved								
RESP15				CID[7:0] (S	Si4705 only)					

RESP	Bit	Name	Function
1	7:0	PN[7:0]	Final 2 digits of Part Number (HEX).
2	7:0	FWMAJOR[7:0]	Firmware Major Revision (ASCII).
3	7:0	FWMINOR[7:0]	Firmware Minor Revision (ASCII).
4	7:0	PATCH _H [7:0]	Patch ID High Byte (HEX).
5	7:0	PATCH _L [7:0]	Patch ID Low Byte (HEX).
6	7:0	CMPMAJOR[7:0]	Component Major Revision (ASCII).
7	7:0	CMPMINOR[7:0]	Component Minor Revision (ASCII).
8	7:0	CHIPREV[7:0]	Chip Revision (ASCII).
15	7:0	CID[7:0]	CID (Si4705/06 only).

Command 0x11. POWER_DOWN

Moves the device from powerup to powerdown mode. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode. Note that only the POWER_UP command is accepted in powerdown mode. If the system controller writes a command other than POWER_UP when in powerdown mode, the device does not respond. The device will only respond when a POWER_UP command is written. GPO pins are powered down and not active during this state. For optimal power down current, GPO2 must be either internally driven low through GPIO_CTL command or externally driven low.

Note: In FMRX component 1.0, a reset is required when the system controller writes a command other than POWER_UP when in powerdown mode.

Note: The following describes the state of all the pins when in powerdown mode:

GPIO1, GPIO2, and GPIO3 = 0
ROUT, LOUT, DOUT, DFS = HiZ

Available in: All

Command arguments: None Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	0	1	0	0	0	1

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT

Command 0x12. SET_PROPERTY

Sets a property shown in Table 5, "FM/RDS Receiver Property Summary," on page 7. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode. See Figure 25, "CTS and SET_PROPERTY Command Complete tCOMP Timing Model," on page 143 and Table 31, "Command Timing Parameters for the FM Receiver," on page 144.

Available in: All

Command Arguments: Five Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
CMD	0	0	0	1	0	0	1	0			
ARG1	0	0	0	0	0	0	0	0			
ARG2		PROP _H [7:0]									
ARG3				PROF	P _L [7:0]						
ARG4		PROPD _H [7:0]									
ARG5				PROP	D _L [7:0]						

ARG	Bit	Name	Function
1	7:0	Reserved	Always write to 0.
2	7:0	PROP _H [7:0]	Property High Byte. This byte in combination with PROP _L is used to specify the property to modify.
3	7:0	PROP _L [7:0]	Property Low Byte. This byte in combination with PROP _H is used to specify the property to modify.
4	7:0	PROPD _H [7:0]	Property Value High Byte. This byte in combination with PROPD _L is used to set the property value.
5	7:0	PROPD _L [7:0]	Property Value Low Byte. This byte in combination with PROPD _H is used to set the property value.

Command 0x13. GET_PROPERTY

Gets a property as shown in Table 5, "FM/RDS Receiver Property Summary," on page 7. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode.

Available in: All

Command arguments: Three Response bytes: Three

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
CMD	0	0	0	1	0	0	1	1		
ARG1	0	0	0	0	0	0	0	0		
ARG2		PROP _H [7:0]								
ARG3				PROF	P _L [7:0]					

ARG	Bit	Name	Function
1	7:0	Reserved	Always write to 0.
2	7:0	PROP _H [7:0]	Property High Byte. This byte in combination with PROP _L is used to specify the property to get.
3	7:0	PROP _L [7:0]	Property Low Byte. This byte in combination with PROP _H is used to specify the property to get.

Bit	D7	D6	D5	D4	D3	D2	D1	D0				
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT				
RESP1	0	0	0	0	0	0	0	0				
RESP2		PROPD _H [7:0]										
RESP3		PROPD _L [7:0]										

RESP	Bit	Name	Function
1	7:0	Reserved	Always returns 0.
2	7:0	PROPD _H [7:0]	Property Value High Byte. This byte in combination with PROPD _L represents the requested property value.
3	7:0	PROPD _L [7:0]	Property Value High Byte. This byte in combination with PROPD _H represents the requested property value.

Command 0x14. GET_INT_STATUS

Updates bits 6:0 of the status byte. This command should be called after any command that sets the STCINT, RDSINT, or RSQINT bits. When polling this command should be periodically called to monitor the STATUS byte, and when using interrupts, this command should be called after the interrupt is set to update the STATUS byte. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be set when in powerup mode.

Available in: All

Command arguments: None Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	0	1	0	1	0	0

Response

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT

Command 0x20. FM_TUNE_FREQ

Sets the FM Receive to tune a frequency between 64 and 108 MHz in 10 kHz units. The CTS bit (and optional interrupt) is set when it is safe to send the next command. The ERR bit (and optional interrupt) is set if an invalid argument is sent. Note that only a single interrupt occurs if both the CTS and ERR bits are set. The optional STC interrupt is set when the command completes. The STCINT bit is set only after the GET_INT_STATUS command is called. This command may only be sent when in powerup mode. The command clears the STC bit if it is already set. See Figure 24, "CTS and STC Timing Model," on page 142 and Table 31, "Command Timing Parameters for the FM Receiver," on page 144.

FM: LO frequency is 128 kHz above RF for RF frequencies ≤ 90 MHz and 128 kHz below RF for RF frequencies > 90 MHz. For example, LO frequency is 80.128 MHz when tuning to 80.00 MHz.

Note: For FMRX components 2.0 or earlier, tuning range is 76–108 MHz.

Note: Fast bit is supported in FMRX components 4.0 or later. **Note:** Freeze bit is supported in FMRX components 4.0 or later.

Available in: All

Command arguments: Four Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
CMD	0	0	1	0	0	0	0	0		
ARG1	0	0	0	0	0	0	FREEZE	FAST		
ARG2				FREC	H[7:0]					
ARG3				FREC	Q _L [7:0]					
ARG4		ANTCAP[7:0]								

ARG	Bit	Name	Function
1	7:1	Reserved	Always write to 0.
1	1	FREEZE	Freeze Metrics During Alternate Frequency Jump. If set will cause the blend, hicut, and softmute to transition as a function of the associated attack/release parameters rather than instantaneously when tuning to alternate frequency.
1	0	FAST	FAST Tuning. If set, executes fast and invalidated tune. The tune status will not be accurate.
2	7:0	FREQ _H [7:0]	Tune Frequency High Byte. This byte in combination with FREQ _L selects the tune frequency in 10 kHz. In FM mode the valid range is from 6400 to 10800 (64–108 MHz).
3	7:0	FREQ _L [7:0]	Tune Frequency Low Byte. This byte in combination with FREQ _H selects the tune frequency in 10 kHz. In FM mode the valid range is from 6400 to 10800 (64–108 MHz).
4	7:0	ANTCAP[7:0]	 Antenna Tuning Capacitor (valid only when using TXO/LPI pin as the antenna input). This selects the value of the antenna tuning capacitor manually, or automatically if set to zero. The valid range is 0 to 191. Automatic capacitor tuning is recommended. Note: When tuned manually, the varactor is offset by four codes. For example, if the varactor is set to a value of 5 manually, when read back the value will be 1. The four codes (1pf) delta accounts for the capacitance at the chip.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT

Command 0x21. FM_SEEK_START

Begins searching for a valid frequency. Clears any pending STCINT or RSQINT interrupt status. The CTS bit (and optional interrupt) is set when it is safe to send the next command. RSQINT status is only cleared by the RSQ status command when the INTACK bit is set. The ERR bit (and optional interrupt) is set if an invalid argument is sent. Note that only a single interrupt occurs if both the CTS and ERR bits are set. The optional STC interrupt is set when the command completes. The STCINT bit is set only after the GET_INT_STATUS command is called. This command may only be sent when in powerup mode. The command clears the STCINT bit if it is already set. See Figure 24, "CTS and STC Timing Model," on page 142 and Table 31, "Command Timing Parameters for the FM Receiver," on page 144.

Available in: All

Command arguments: One Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	1	0	0	0	0	1
ARG1	0	0	0	0	SEEKUP	WRAP	0	0

ARG	Bit	Name	Function
1	7:4	Reserved	Always write to 0.
1	3	SEEKUP	Seek Up/Down. Determines the direction of the search, either UP = 1, or DOWN = 0.
1	2	WRAP	Wrap/Halt. Determines whether the seek should Wrap = 1, or Halt = 0 when it hits the band limit.
1	1:0	Reserved	Always write to 0.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT

Command 0x22. FM_TUNE_STATUS

Returns the status of FM_TUNE_FREQ or FM_SEEK_START commands. The command returns the current frequency, RSSI, SNR, multipath, and the antenna tuning capacitance value (0-191). The command clears the STCINT interrupt bit when INTACK bit of ARG1 is set. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode.

Available in: All

Command arguments: One Response bytes: Seven

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	1	0	0	0	1	0
ARG1	0	0	0	0	0	0	CANCEL	INTACK

ARG	Bit	Name	Function
1	7:2	Reserved	Always write to 0.
1	1	CANCEL	Cancel seek. If set, aborts a seek currently in progress.
1	0	INTACK	Seek/Tune Interrupt Clear. If set, clears the seek/tune complete interrupt status indicator.

Bit	D7	D6	D5	D4	D3	D2	D1	D0				
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT				
RESP1	BLTF	Х	Х	Х	Х	Х	AFCRL	VALID				
RESP2		READFREQ _H [7:0]										
RESP3	READFREQ _L [7:0]											
RESP4				RSS	I[7:0]							
RESP5				SNR	[7:0]							
RESP6	MULT[7:0]											
RESP7			READA	ANTCAP[7:0]	(Si4704/05/0	06 only)						

RESP	Bit	Name	Function
1	7	BLTF	Band Limit.
			Reports if a seek hit the band limit (WRAP = 0 in FM_START_SEEK) or wrapped to the original frequency (WRAP = 1).
1	6:2	Reserved	Always returns 0.
1	1	AFCRL	AFC Rail Indicator.
			Set if the AFC rails.
1	0	VALID	Valid Channel.
			Set if the channel is currently valid as determined by the seek/tune properties (0x1403, 0x1404, 0x1108) and would have been found during a Seek.
2	7:0	READFREQ _H [7:0]	Read Frequency High Byte.
			This byte in combination with READFREQ _L returns frequency being tuned (10 kHz).
3	7:0	READFREQ _L [7:0]	Read Frequency Low Byte.
			This byte in combination with READFREQ _H returns frequency being tuned (10 kHz).
4	7:0	RSSI[7:0]	Received Signal Strength Indicator.
			This byte contains the receive signal strength when tune is complete (dBµV).
5	7:0	SNR[7:0]	SNR.
			This byte contains the SNR metric when tune is complete (dB).
6	7:0	MULT[7:0]	Multipath.
			This byte contains the multipath metric when tune is complete. Multipath indicator is available only for Si4706-D50 and Si4704/05/30/31/34/35-D50 and later, and Si4732.
7	7:0	READANTCAP [7:0]	Read Antenna Tuning Capacitor (Si4704/05/06 only).
			This byte contains the current antenna tuning capacitor value.

Command 0x23. FM_RSQ_STATUS

Returns status information about the received signal quality. The commands returns the RSSI, SNR, frequency offset, and stereo blend percentage. It also indicates valid channel (VALID), soft mute engagement (SMUTE), and AFC rail status (AFCRL). This command can be used to check if the received signal is above the RSSI high threshold as reported by RSSILINT. It can also be used to check if the signal is above the SNR high threshold as reported by SNRHINT, or below the SNR low threshold as reported by SNRLINT. For the Si4706, it can be used to check if the detected multipath is above the multipath high threshold as reported by MULTHINT, or below the multipath low threshold as reported by MULTLINT. If the PILOT indicator is set, it can also check whether the blend has crossed a threshold as indicated by BLENDINT. The command clears the RSQINT, BLENDINT, SNRHINT, SNRLINT, RSSIHINT, MULTHINT, and MULTLINT interrupt bits when INTACK bit of ARG1 is set. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode.

Available in: All

Command arguments: One Response bytes: Seven

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	1	0	0	0	1	1
ARG1	0	0	0	0	0	0	0	INTACK

ARG	Bit	Name	Function
1	0	INTACK	Interrupt Acknowledge. 0 = Interrupt status preserved. 1 = Clears RSQINT, BLENDINT, SNRHINT, SNRLINT, RSSIHINT, RSSILINT, MULTHINT, MULTLINT.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT		
RESP1	BLENDINT	Х	MULTHINT	MULTLINT	SNRHINT	SNRLINT	RSSIHINT	RSSIILINT		
RESP2	Х	Х	Х	Х	SMUTE	Х	AFCRL	VALID		
RESP3	PILOT			S	STBLEND[6:0]				
RESP4				RSS	I[7:0]					
RESP5				SNR	[7:0]					
RESP6	MULT[7:0]									
RESP7				FREQC	FF[7:0]					

RESP	Bit	Name	Function
1	7	BLENDINT	Blend Detect Interrupt. 0 = Blend is within the Blend threshold settings. 1 = Blend goes above or below the Blend threshold settings.
1	5	MULTHINT	Multipath Detect High (Si4706-D50 and Si4704/05/30/31/34/35-D50 and later and Si4732 only). 0 = Detected multipath value has not exceeded above the Multipath high threshold. 1 = Detected multipath value has exceeded above the Multipath high threshold.
1	4	MULTLINT	Multipath Detect Low (Si4706-D50 and Si4704/05/30/31/34/35-D50 and later and Si4732 only). 0 = Detected multipath value has not fallen below the Multipath low threshold. 1 = Detected multipath value has fallen below the Multipath low threshold.
1	3	SNRHINT	SNR Detect High. 0 = Received SNR has not exceeded above SNR high threshold. 1 = Received SNR has exceeded above SNR high threshold.
1	2	SNRLINT	SNR Detect Low. 0 = Received SNR has not fallen below SNR low threshold. 1 = Received SNR has fallen below SNR low threshold.
1	1	RSSIHINT	RSSI Detect High. 0 = RSSI has not exceeded above RSSI high threshold. 1 = RSSI has exceeded above RSSI high threshold.
1	0	RSSILINT	RSSI Detect Low. 0 = RSSI has not fallen below RSSI low threshold. 1 = RSSI has fallen below RSSI low threshold.
2	3	SMUTE	Soft Mute Indicator. Indicates soft mute is engaged.
2	1	AFCRL	AFC Rail Indicator. Set if the AFC rails.
2	0	VALID	Valid Channel. Set if the channel is currently valid and would have been found during a Seek.
3	7	PILOT	Pilot Indicator. Indicates stereo pilot presence.
3	6:0	STBLEND[6:0]	Stereo Blend Indicator. Indicates amount of stereo blend in% (100 = full stereo, 0 = full mono).
4	7:0	RSSI[7:0]	Received Signal Strength Indicator. Contains the current receive signal strength (0–127 dBµV).
5	7:0	SNR[7:0]	SNR. Contains the current SNR metric (0–127 dB).
6	7:0	MULT[7:0]	Multipath (Si4706-D50 and Si4704/05/30/31/34/35-D50 and later and Si4732 only). Contains the current multipath metric. (0 = no multipath; 100 = full multipath)
7	7:0	FREQOFF[7:0]	Frequency Offset. Signed frequency offset (kHz).

Command 0x24. FM_RDS_STATUS

Returns RDS information for current channel and reads an entry from the RDS FIFO. RDS information includes synch status, FIFO status, group data (blocks A, B, C, and D), and block errors corrected. This command clears the RDSINT interrupt bit when INTACK bit in ARG1 is set and, if MTFIFO is set, the entire RDS receive FIFO is cleared (FIFO is always cleared during FM_TUNE_FREQ or FM_SEEK_START). The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in power up mode. The FIFO size is 25 groups for FMRX component 2.0 or later, and 14 for FMRX component 1.0.

Notes:

1. FM RDS STATUS is supported in FMRX component 2.0 or later.

2. MTFIFO is not supported in FMRX component 2.0.

Available in: Si4705/06, Si4731/32/35

Command arguments: One Response bytes: Twelve

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	1	0	0	1	0	0
ARG1	0	0	0	0	0	STATUSONLY	MTFIFO	INTACK

ARG	Bit	Name	Function
1	2	STATUSONLY	Status Only.
			Determines if data should be removed from the RDS FIFO. 0 = Data in BLOCKA, BLOCKB, BLOCKC, BLOCKD, and BLE contain the oldest data in the RDS FIFO. 1 = Data in BLOCKA will contain the last valid block A data received for the current frequency. Data in BLOCKB will contain the last valid block B data received for the current frequency. Data in BLE will describe the bit errors for the data in BLOCKA and BLOCKB.
1	1	MTFIFO	Empty FIFO 0 = If FIFO not empty, read and remove oldest FIFO entry. 1 = Clear RDS Receive FIFO.
1	0	INTACK	Interrupt Acknowledge 0 = RDSINT status preserved. 1 = Clears RDSINT.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT
RESP1	Х	Х	RDSNEWBLOCKB	RDSNEWBLOCKA	Х	RDSSYNCFOUND	RDSSYNCLOST	RDSRECV
RESP2	Х	Х	Х	Х	Х	GRPLOST	Х	RDSSYNC

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
RESP3				RDSI	FIFOUSED[7:0]				
RESP4		BLOCKA[15:8]								
RESP5		BLOCKA[7:0]								
RESP6		BLOCKB[15:8]								
RESP7		BLOCKB[7:0]								
RESP8				BL	OCKC[15:8]				
RESP9				В	LOCKC[7:0]					
RESP10				BL	.OCKD[15:8]				
RESP11		BLOCKD[7:0]								
RESP12	BLEA	[1:0]	BLEE	3[1:0]	Е	BLEC[1:0]	BLED[1:	0]		

RESP	Bit	Name	Function				
1	5	RDSNEWBLOCKB	RDS New Block B. 1 = Valid Block B data has been received.				
1	4	RDSNEWBLOCKA	RDS New Block A. 1 = Valid Block A data has been received.				
1	2	RDSSYNCFOUND	RDS Sync Found. 1 = Found RDS synchronization.				
1	1	RDSSYNCLOST	RDS Sync Lost. 1 = Lost RDS synchronization.				
1	0	RDSRECV	RDS Received. 1 = FIFO filled to minimum number of groups set by RDSFIFOCNT.				
2	2	GRPLOST	Group Lost. 1 = One or more RDS groups discarded due to FIFO overrun.				
2	0	RDSSYNC	RDS Sync. 1 = RDS currently synchronized.				
3	7:0	RDSFIFOUSED	RDS FIFO Used. Number of groups remaining in the RDS FIFO (0 if empty). If non-zero, BLOCKA-BLOCKD contain the oldest FIFO entry and RDSFIFOUSED decrements by one on the next call to RDS_FIFO_STATUS (assuming no RDS data received in the interim).				
4	7:0	BLOCKA[15:8]	RDS Block A.				
5	7:0	BLOCKA[7:0]	Block A group data from oldest FIFO entry if STATUSONLY is 0. Last valid Block A data if STATUSONLY is 1 (Si4706-D50 and Si4705/31/35-D50 and later and Si4732 only).				
6	7:0	BLOCKB[15:8]	RDS Block B.				
7	7:0	BLOCKB[7:0]	Block B group data from oldest FIFO entry if STATUSONLY is 0. Last valid Block B data if STATUSONLY is 1 (Si4706-D50 and Si4705/31/35-D50 and later and Si4732 only).				

RESP	Bit	Name	Function			
8	7:0	BLOCKC[15:8]	RDS Block C.			
9	7:0	BLOCKC[7:0]	Block C group data from oldest FIFO entry.			
10	7:0	BLOCKD[15:8]	RDS Block D.			
11	7:0	BLOCKD[7:0]	Block D group data from oldest FIFO entry.			
12	7:6	BLEA[1:0]	RDS Block A Corrected Errors. 0 = No errors. 1 = 1–2 bit errors detected and corrected. 2 = 3–5 bit errors detected and corrected. 3 = Uncorrectable.			
12	5:4	BLEB[1:0]	RDS Block B Corrected Errors. 0 = No errors. 1 = 1–2 bit errors detected and corrected. 2 = 3–5 bit errors detected and corrected. 3 = Uncorrectable.			
12	3:2	BLEC[1:0]	RDS Block C Corrected Errors. 0 = No errors. 1 = 1–2 bit errors detected and corrected. 2 = 3–5 bit errors detected and corrected. 3 = Uncorrectable.			
12	1:0	BLED[1:0]	RDS Block D Corrected Errors. 0 = No errors. 1 = 1–2 bit errors detected and corrected. 2 = 3–5 bit errors detected and corrected. 3 = Uncorrectable.			

Command 0x27. FM_AGC_STATUS

Returns the AGC setting of the device. The command returns whether the AGC is enabled or disabled and it returns the LNA Gain index. This command may only be sent when in powerup mode.

Available in: All

Command arguments: None

Response bytes: Two

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	1	0	0	1	1	1

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT		
RESP1	Х	Х	Х	Х	Х	Х	Х	READ_RF- AGCDIS		
RESP2	Х	Х	Х		READ_LNA_GAIN_INDEX[4:0]					

RESP	Bit	Name	Function
1	0	READ_RFAGCDIS	This bit indicates whether the RF AGC is disabled or not 0 = RF AGC is enabled 1 = RF AGC is disabled
2	4:0	READ_LNA_GAIN_INDEX	These bits returns the value of the LNA GAIN index 0 = Minimum attenuation (max gain) 1 - 25 = Intermediate attenuation 26 = Maximum attenuation (min gain) Note: The max index is subject to change

Command 0x28. FM_AGC_OVERRIDE

Overrides AGC setting by disabling the AGC and forcing the LNA to have a certain gain that ranges between 0 (minimum attenuation) and 26 (maximum attenuation). This command may only be sent when in powerup mode.

Available in: All

Command arguments: Two Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	1	0	1	0	0	0
ARG1	Х	Х	Х	Х	Х	Х	Х	RFAGCDIS
ARG2	Х	Х	Х		LNA	_GAIN_IND	EX[4:0]	

ARG	Bit	Name	Function
1	0	RFAGCDIS	This bit selects whether the RF AGC is disabled or not 0 = RF AGC is enabled 1 = RF AGC is disabled
2	4:0	LNA_GAIN_INDEX	These bits set the value of the LNA GAIN index 0 = Minimum attenuation (max gain) 1 - 25 = Intermediate attenuation 26 = Maximum attenuation (min gain) Note: the max index is subject to change

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	RDSINT	Х	STCINT

Command 0x80. GPIO_CTL

Enables output for GPO1, 2, and 3. GPO1, 2, and 3 can be configured for output (Hi-Z or active drive) by setting the GPO10EN, GPO20EN, and GPO30EN bit. The state (high or low) of GPO1, 2, and 3 is set with the GPI0_SET command. To avoid excessive current consumption due to oscillation, GPO pins should not be left in a high impedance state. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode. The default is all GPO pins set for high impedance.

Notes:

- 1. GPIO_CTL is fully supported in FMRX component 2.0 or later. Only bit GPO30EN is supported in FMRX component 1.0.
- 2. The use of GPO2 as an interrupt pin and/or the use of GPO3 as DCLK digital clock input will override this GPIO_CTL function for GPO2 and/or GPO3 respectively.

Available in: All

Command arguments: One Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	1	0	0	0	0	0	0	0
ARG1	0	0	0	0	GPO30EN	GPO20EN	GPO10EN	0

ARG	Bit	Name	Function
1	7:4	Reserved	Always write 0.
1	3	GPO30EN	GPO3 Output Enable. 0 = Output Disabled (Hi-Z) (default). 1 = Output Enabled.
1	2	GPO20EN	GPO2 Output Enable. 0 = Output Disabled (Hi-Z) (default). 1 = Output Enabled.
1	1	GPO10EN	GPO1 Output Enable. 0 = Output Disabled (Hi-Z) (default). 1 = Output Enabled.
1	0	Reserved	Always write 0.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	Х	RDSINT	ASQINT	STCINT

Command 0x81. GPIO_SET

Sets the output level (high or low) for GPO1, 2, and 3. GPO1, 2, and 3 can be configured for output by setting the GPO10EN, GPO20EN, and GPO30EN bit in the GPI0_CTL command. To avoid excessive current consumption due to oscillation, GPO pins should not be left in a high impedance state. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is all GPO pins set for high impedance.

Note: GPIO_SET is fully-supported in FMRX component 2.0 or later. Only bit GPO3LEVEL is supported in FMRX component

Available in: All

Command arguments: One Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	1	0	0	0	0	0	0	1
ARG1	0	0	0	0	GPO3LEVEL	GPO2LEVEL	GPO1LEVEL	0

ARG	Bit	Name	Function
1	7:4	Reserved	Always write 0.
1	3	GPO3LEVEL	GPO3 Output Level. 0 = Output low (default). 1 = Output high.
1	2	GPO2LEVEL	GPO2 Output Level. 0 = Output low (default). 1 = Output high.
1	1	GPO1LEVEL	GPO1 Output Level. 0 = Output low (default). 1 = Output high.
1	0	Reserved	Always write 0.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	X	X	X	RDSINT	ASQINT	STCINT

5.1.2. FM/RDS Receiver Properties

Property 0x0001. GPO_IEN

Configures the sources for the GPO2/INT interrupt pin. Valid sources are the lower 8 bits of the STATUS byte, including CTS, ERR, RSQINT, RDSINT (Si4705/31/32/35 only), and STCINT bits. The corresponding bit is set before the interrupt occurs. The CTS bit (and optional interrupt) is set when it is safe to send the next command. The CTS interrupt enable (CTSIEN) can be set with this property and the POWER_UP command. The state of the CTSIEN bit set during the POWER_UP command can be read by reading this property and modified by writing this property. This property may only be set or read when in powerup mode.

Errata: RSQIEN is non-functional on FMRX component 2.0.

Available in: All Default: 0x0000

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	RSQREP	RDSREP	0	STCREP	CTSIEN	ERRIEN	0	0	RSQIEN	RDSIEN	0	STCIEN

Bit	Name	Function
15:12	Reserved	Always write to 0.
11	RSQREP	RSQ Interrupt Repeat. 0 = No interrupt generated when RSQINT is already set (default). 1 = Interrupt generated even if RSQINT is already set.
10	RDSREP	RDS Interrupt Repeat (Si4705/31/35 and Si4732 Only). 0 = No interrupt generated when RDSINT is already set (default). 1 = Interrupt generated even if RDSINT is already set.
9	Reserved	Always write to 0.
8	STCREP	STC Interrupt Repeat. 0 = No interrupt generated when STCINT is already set (default). 1 = Interrupt generated even if STCINT is already set.
7	CTSIEN	CTS Interrupt Enable. After PowerUp, this bit reflects the CTSIEN bit in ARG1 of PowerUp Command. 0 = No interrupt generated when CTS is set. 1 = Interrupt generated when CTS is set.
6	ERRIEN	ERR Interrupt Enable. 0 = No interrupt generated when ERR is set (default). 1 = Interrupt generated when ERR is set.
5:4	Reserved	Always write to 0.
3	RSQIEN	RSQ Interrupt Enable. 0 = No interrupt generated when RSQINT is set (default). 1 = Interrupt generated when RSQINT is set.
2	RDSIEN	RDS Interrupt Enable (Si4705/31/35 and Si4732 Only). 0 = No interrupt generated when RDSINT is set (default). 1 = Interrupt generated when RDSINT is set.
1	Reserved	Always write to 0.
0	STCIEN	Seek/Tune Complete Interrupt Enable. 0 = No interrupt generated when STCINT is set (default). 1 = Interrupt generated when STCINT is set.

Property 0x0102. DIGITAL_OUTPUT_FORMAT

Configures the digital audio output format. Configuration options include DCLK edge, data format, force mono, and sample precision.

Available in: Si4704-D60 and later, Si4705/06, Si4731/32/35, Si4730/34-D60 and later

Default: 0x0000

Note: DIGITAL_OUTPUT_FORMAT is supported in FM receive component 2.0 or later.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	0	0	OFALL	OI	MOE)E[3:	:0]	OMONO	OSIZ	E[1:0]

Bit	Name	Function
15:8	Reserved	Always write to 0.
7	OFALL	Digital Output DCLK Edge. 0 = use DCLK rising edge 1 = use DCLK falling edge
6:3	OMODE[3:0]	Digital Output Mode. 0000 = I ² S 0110 = Left-justified 1000 = MSB at second DCLK after DFS pulse 1100 = MSB at first DCLK after DFS pulse
2	OMONO	Digital Output Mono Mode. 0 = Use mono/stereo blend (per blend thresholds) 1 = Force mono
1:0	OSIZE[1:0]	Digital Output Audio Sample Precision. 0 = 16-bits 1 = 20-bits 2 = 24-bits 3 = 8-bits

Property 0x0104. DIGITAL_OUTPUT_SAMPLE_RATE

Enables digital audio output and configures digital audio output sample rate in samples per second (sps). When DOSR[15:0] is 0, digital audio output is disabled. The over-sampling rate must be set in order to satisfy a minimum DCLK of 1 MHz. To enable digital audio output, program DOSR[15:0] with the sample rate in samples per second. The system controller must establish DCLK and DFS prior to enabling the digital audio output else the device will not respond and will require reset. The sample rate must be set to 0 before the DCLK/DFS is removed. FM_TUNE_FREQ command must be sent after the POWER_UP command to start the internal clocking before setting this property.

Note: DIGITAL_OUPTUT_SAMPLE_RATE is supported in FM receive component 2.0 or later. Available in: Si4704-D60 and later, Si4705/06, Si4731/32/35, Si4730/34-D60 and later

Default: 0x0000 (digital audio output disabled)

Units: sps

Range: 32-48 ksps, 0 to disable digital audio output

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DOSF	R[15:0]							

Bit	Name	Function
15:0		Digital Output Sample Rate. 32–48 ksps. 0 to disable digital audio output.

Property 0x0201. REFCLK_FREQ

Sets the frequency of the REFCLK from the output of the prescaler. The REFCLK range is 31130 to 34406 Hz (32768 ±5% Hz) in 1 Hz steps, or 0 (to disable AFC). For example, an RCLK of 13 MHz would require a prescaler value of 400 to divide it to 32500 Hz REFCLK. The reference clock frequency property would then need to be set to 32500 Hz. RCLK frequencies between 31130 Hz and 40 MHz are supported, however, there are gaps in frequency coverage for prescaler values ranging from 1 to 10, or frequencies up to 311300 Hz. The following table summarizes these RCLK gaps.




Figure 1. REFCLK Prescaler

Table 7. RCLK Gaps

Prescaler	RCLK Low (Hz)	RCLK High (Hz)
1	31130	34406
2	62260	68812
3	93390	103218
4	124520	137624
5	155650	172030
6	186780	206436
7	217910	240842
8	249040	275248
9	280170	309654
10	311300	344060

The RCLK must be valid 10 ns before sending and 20 ns after completing the FM_TUNE_FREQ and FM_SEEK_START commands. In addition, the RCLK must be valid at all times for proper AFC operation. The RCLK may be removed or reconfigured at other times. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 32768 Hz.

Available in: All

Default: 0x8000 (32768)

Units: 1 Hz Step: 1 Hz

Range: 31130-34406

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							R	REFCL	KF[15:0	0]						

Bit	Name	Function
15:0		Frequency of Reference Clock in Hz. The allowed REFCLK frequency range is between 31130 and 34406 Hz (32768 ±5%), or 0 (to disable AFC).

Property 0x0202. REFCLK_PRESCALE

Sets the number used by the prescaler to divide the external RCLK down to the internal REFCLK. The range may be between 1 and 4095 in 1 unit steps. For example, an RCLK of 13 MHz would require a prescaler value of 400 to divide it to 32500 Hz. The reference clock frequency property would then need to be set to 32500 Hz. The RCLK must be valid 10 ns before sending and 20 ns after completing the FM_TUNE_FREQ and FM_TUNE_START commands. In addition, the RCLK must be valid at all times for proper AFC operation. The RCLK may be removed or reconfigured at other times. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 1.

Available in: All Default: 0x0001

Step: 1

Range: 1-4095

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	RCLK SEL					R	EFCLI	KP[11:0	0]				

Bit	Name	Function
15:13	Reserved	Always write to 0.
12	RCLKSEL	RCLKSEL. 0 = RCLK pin is clock source. 1 = DCLK pin is clock source.
11:0	REFCLKP[11:0]	Prescaler for Reference Clock. Integer number used to divide clock frequency down to REFCLK frequency. The allowed REFCLK frequency range is between 31130 and 34406 Hz (32768 5%), or 0 (to disable AFC).

Property 0x1100. FM_DEEMPHASIS

Sets the FM Receive de-emphasis to 50 or 75 μ s. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 75 μ s.

Available in: All Default: 0x0002

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DEEM	PH[1:0]

Bit	Name	Function
15:2	Reserved	Always write to 0.
1:0	DEEMPH[1:0]	FM De-Emphasis. 10 = 75 μs. Used in USA (default) 01 = 50 μs. Used in Europe, Australia, Japan 00 = Reserved 11 = Reserved

Property 0x1102. FM_CHANNEL_FILTER

Selects bandwidth of channel filter applied at the demodulation stage. Default is automatic which means the device automatically selects proper channel filter. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 1.

Available in: Si4706, Si4704/05/30/31/34/35-D50 and later, Si4732 Default: 0x0001 (Si4706, Si4705/31/35-D50 and later, Si4732)

0x0000 (Si4704/30/34-D50 and later)

Range: 0-4

Note: Automatic channel filter setting is not supported in FMRX component 3.0.

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							FI	MCHFI	LT[15:	0]						

Bit	Name	Function
15:0		0 = Automatically select proper channel filter. 1 = Force wide (110 kHz) channel filter. 2 = Force narrow (84 kHz) channel filter. 3 = Force narrower (60 kHz) channel filter. 4 = Force narrowest (40 kHz) channel filter.

Property 0x1107. FM_ANTENNA_INPUT

Selects what type of antenna and what pin it is connected to. Default is 0 which means the antenna used is a headphone (long) antenna and it is connected to the FMI pin. Setting the FMTXO bit to 1 means that the antenna used is an embedded (short) antenna and it is connected to the TXO/LPI pin.

Note: To assure proper tuning, the FM_TUNE_FREQ command should be issued immediately after this property is changed.

Available in: Si4704/05/06

Default: 0x0000

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FMTXO

Bit	Name	Function
15:1	Reserved	Always write to 0
0	FMTXO	Selects what type of antenna and which pin it is connected to:
		0 = Use FMI pin for headphone (long) antenna 1 = Use TXO/LPI pin for embedded (short) antenna

Property 0x1108. FM_MAX_TUNE_ERROR

Sets the maximum freq error allowed before setting the AFC rail indicator (AFCRL). The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 20 kHz.

Available in: All

Default: 0x0014 (all others)

Units: kHz Step: 1

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	FMMAXTUNEERR[7:0]							

Bit	Name	Function
15:8	Reserved	Always write to 0.
7:0		FM Maximum Tuning Frequency Error. Maximum tuning error allowed before setting the AFC Rail Indicator ON. Specified in units of kHz. Default is 20 kHz.

Property 0x1200. FM_RSQ_INT_SOURCE

Configures interrupt related to Received Signal Quality metrics. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 0.

Available in: All Default: 0x0000

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	BLEN- DIEN	0	MULT HIEN	MULT- LIEN	SNRHIEN	SNRLIEN	RSSIHIEN	RSSILIEN

Bit	Name	Function
15:8	Reserved	Always write to 0.
7	BLENDIEN	Interrupt Source Enable: Blend. Enable blend as the source of interrupt which the threshold is set by FM_R-SQ_BLEND_THRESHOLD.
6	Reserved	Always write to 0.
5	MULTHIEN	Interrupt Source Enable: Multipath High (Si4706-D50, Si4704/05/30/31/34/35-D50 and later and Si4732 only). Enable Multipath high as the source of interrupt which the threshold is set by FM_RSQMULTIPATH_HI_THRESHOLD.
4	MULTLIEN	Interrupt Source Enable: Multipath Low (Si4706-D50, Si4704/05/30/31/34/35-D50 and later and Si4732 only). Enable Multipath low as the source of interrupt which the threshold is set by FM_RSQMULTIPATH_LO_THRESHOLD.
3	SNRHIEN	Interrupt Source Enable: SNR High. Enable SNR high as the source of interrupt which the threshold is set by FM_RSQ_SN-R_HI_THRESHOLD.
2	SNRLIEN	Interrupt Source Enable: SNR Low. Enable SNR low as the as the source of interrupt which the threshold is set by FM_R-SQ_SNR_LO_THRESHOLD.
1	RSSIHIEN	Interrupt Source Enable: RSSI High. Enable RSSI high as the source of interrupt which the threshold is set by FM_R-SQ_RSSI_HI_THRESHOLD.
0	RSSILIEN	Interrupt Source Enable: RSSI Low. Enable RSSI low as the source of interrupt which the threshold is set by FM_R-SQ_RSSI_LO_THRESHOLD.

Property 0x1201. FM_RSQ_SNR_HI_THRESHOLD

Sets high threshold which triggers the RSQ interrupt if the SNR is above this threshold. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 127dB.

Available in: All Default: 0x007F

Units: dB Step: 1

Range: 0-127

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Name	0	0	0	0	0	0	0	0	0	SNRH[6:0]							

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0		FM RSQ SNR High Threshold. Threshold which triggers the RSQ interrupt if the SNR is above this threshold. Specified in units of dB in 1 dB steps (0–127). Default is 127 dB.

Property 0x1202. FM_RSQ_SNR_LO_THRESHOLD

Sets low threshold which triggers the RSQ interrupt if the SNR is below this threshold. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 0 dB.

Available in: All Default: 0x0000

Units: dB Step: 1

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			S	NRL[6:	0]		

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0		FM RSQ SNR Low Threshold. Threshold which triggers the RSQ interrupt if the SNR is below this threshold. Specified in units of dB in 1 dB steps (0–127). Default is 0 dB.

Property 0x1203. FM_RSQ_RSSI_HI_THRESHOLD

Sets high threshold which triggers the RSQ interrupt if the RSSI is above this threshold. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is $127 \text{ dB}\mu\text{V}$.

Available in: All Default: 0x007F Units: dBµV Step: 1

Range: 0-127

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Name	0	0	0	0	0	0	0	0	0	RSSIH[6:0]							

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0		FM RSQ RSSI High Threshold. Threshold which triggers the RSQ interrupt if the RSSI is above this threshold. Specified in units of dBμV in 1 dB steps (0–127). Default is 127 dBμV.

Property 0x1204. FM_RSQ_RSSI_LO_THRESHOLD

Sets low threshold which triggers the RSQ interrupt if the RSSI is below this threshold. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is $0 \text{ dB}\mu\text{V}$.

Available in: All Default: 0x0000 Units: dBµV Step: 1

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			R	SSIL[6	:0]		

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0		FM RSQ RSSI Low Threshold. Threshold which triggers the RSQ interrupt if the RSSI is below this threshold. Specified in units of dBμV in 1 dB steps (0–127). Default is 0 dBμV.

Property 0x1205. FM_RSQ_MULTIPATH_HI_THRESHOLD

Sets the high threshold which triggers the RSQ interrupt if the Multipath level is above this threshold. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in power up mode. The value may be the threshold multipath percent (0–100), or 127 to disable the feature.

Available in: Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732

Default: 0x007F

Step: 1

Range: 0-127

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			ML	JLTH[6	6:0]		

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0	MULTH	FM RSQ Multipath High Threshold. Threshold which triggers the RSQ interrupt if the Multipath is above this threshold. Default is 127.

Property 0x1206. FM_RSQ_MULTIPATH_LO_THRESHOLD

Sets the low threshold which triggers the RSQ interrupt if the Multipath level is below this threshold. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 0.

Available in: Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732

Default: 0x0000

Step: 1

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			ΜU	JLTL[6	6:0]		

Bit	Name	Function
15:7	Reserved	Always write to 0
6:0	MULTL	FM RSQ Multipath Low Threshold. Threshold which triggers the RSQ interrupt if the Multipath is below this threshold. Default is 0.

Property 0x1207. FM_RSQ_BLEND_THRESHOLD

Sets the blend threshold for blend interrupt when boundary is crossed. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 1%.

Available in: All Default: 0x0081

Units: % Step: 1

Range: 0-100

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	PILOT			BL	END[6	6:0]		

Bit	Name	Function
15:8	Reserved	Always write to 0.
7	PILOT	Pilot Indicator. This bit has to be set to 1 (there has to be a pilot present) in order for FM_R-SQ_BLEND_THRESHOLD to trigger an interrupt. Without a pilot tone, the part is always in full mono mode and never goes into blend.
6:0	BLEND	FM RSQ Blend Threshold. This is a boundary cross threshold. If the blend cross from above to below, or the other way around from below to above this threshold, it will trigger an interrupt. Specified in units of % in 1% steps (0–100). Default is 1%.

Property 0x1300. FM_SOFT_MUTE_RATE

Sets the attack and decay rates when entering and leaving soft mute. Later values increase rates, and lower values decrease rates. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 0x0040.

Available in: Si4706, Si4704/05

Default: 64 Step: 1

Range: 1-255

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0			į	SMRA	TE[7:0]]		

Property 0x1301. FM_SOFT_MUTE_SLOPE

Configures attenuation slope during soft mute in dB attenuation per dB SNR below the soft mute SNR threshold. Soft mute attenuation is the minimum of SMSLOPE x (SMTHR - SNR) and SMATTN. The recommended **SMSLOPE** value is CEILING(SMATTN/SMTHR). **SMATTN** and **SMTHR** are set via FM_SOFT_MUTE_MAX_ATTENUATION and FM_SOFT_MUTE_SNR_THRESHOLD properties. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default soft mute slope property setting is 2 dB/dB in supported devices. The soft mute slope is not configurable in Si4704/05/3x-B20 devices (those with FMRX component 2.0) and is 2 dB/dB.

Available in: Si4704/05/06/3x-D50 and later, Si4732

Default: 0x0002 Range: 0–63

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0			S	MSLC	PE[7	:0]		

Property 0x1302. FM_SOFT_MUTE_MAX_ATTENUATION

Sets maximum attenuation during soft mute (dB). Set to 0 to disable soft mute. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 16 dB.

Available in: All Default: 0x0010

Units: dB Step: 1 Range: 0–31

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0		SM	ATTN[4	4:0]	

Bit	Name	Function
15:5	Reserved	Always write to 0.
4:0		FM Soft Mute Maximum Attenuation. Set maximum attenuation during soft mute. If set to 0, then soft mute is disabled. Specified in units of dB in 1 dB steps (0–31). Default is 16 dB.

Property 0x1303. FM_SOFT_MUTE_SNR_THRESHOLD

Sets SNR threshold to engage soft mute. Whenever the SNR for a tuned frequency drops below this threshold, the FM reception will go in soft mute, provided soft mute max attenuation property is non-zero. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 4 dB.

Available in: All Default: 0x0004

Units: dB Step: 1 Range: 0–15

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0		SMTH	R[3:0]	

Bit	Name	Function
15:4	Reserved	Always write to 0.
3:0		FM Soft Mute SNR Threshold. Threshold which will engage soft mute if the SNR falls below this. Specified in units of dB in 1 dB steps (0–15). Default is 4 dB.

Property 0x1304. FM SOFT MUTE RELEASE RATE

Sets the soft mute release rate. Smaller values provide slower release and larger values provide faster release. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 8192 (approximately 8000 dB/s).

Release Rate (dB/s) = RELEASE[14:0]/1.024

Available in: Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732

Default: 0x2000 Range: 1–32767

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0						RI	ELEAS	SE[14:	:0]						

Property 0x1305. FM_SOFT_MUTE_ATTACK_RATE

Sets the soft mute attack rate. Smaller values provide slower attack and larger values provide faster attack. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 8192 (approximately 8000 dB/s).

Attack Rate (dB/s) = ATTACK[14:0]/1.024

Available in: Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732

Default: 0x2000 Range: 1–32767

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0						Α	TTAC	K[14:0)]						




Figure 2. Softmute Gain (dB)

Property 0x1400. FM_SEEK_BAND_BOTTOM

Sets the bottom of the FM band for seek. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 87.5 MHz.

Available in: All Default: 0x222E Units: 10 kHz Step: 50 kHz

Range: 64-108 MHz

Note: For FMRX components 2.0 or earlier, range is 76–108 MHz.

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							FM	SKFRI	EQL[1	5:0]						

В	it	Name	Function
15	5:0		FM Seek Band Bottom Frequency. Selects the bottom of the FM Band during Seek. Specified in units of 10 kHz. Default is 8750 (87.5 MHz).

Property 0x1401. FM_SEEK_BAND_TOP

Sets the top of the FM band for seek. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 107.9 MHz.

Available in: All Default: 0x2A26 Units: 10 kHz Step: 50 kHz

Range: 64-108 MHz

Note: For FMRX components 2.0 or earlier, range is 76–108 MHz.

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							FM	SKFRE	EQH[1	5:0]						

В	it	Name	Function
15	:0		FM Seek Band Top Frequency. Selects the top of the FM Band during Seek. Specified in units of 10 kHz. Default is 10790 (107.9 MHz).

Property 0x1402. FM_SEEK_FREQ_SPACING

Selects frequency spacing for FM seek. There are only 3 valid values: 5, 10, and 20. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 100 kHz.

Available in: All Default: 0x000A

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0		SKSPACE[4:0]			

Bit	Name	Function
15:5	Reserved	Always write to 0.
4:0		FM Seek Frequency Spacing. Selects the frequency spacing during Seek function. Specified in units of 10 kHz. There are only 3 valid values: 5 (50 kHz), 10 (100 kHz), and 20 (200 kHz). Default is 10.

Property 0x1403. FM_SEEK_TUNE_SNR_THRESHOLD

Sets the SNR threshold for a valid FM Seek/Tune. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 3 dB.

Available in: All Default: 0x0003

Units: dB Step: 1

Range: 0-127

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			SK	SNR[6	6:0]		

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0	SKSNR	FM Seek/Tune SNR Threshold. SNR Threshold which determines if a valid channel has been found during Seek/Tune. Specified in units of dB in 1 dB steps (0–127). Default is 3 dB.

Property 0x1404. FM_SEEK_TUNE_RSSI_THRESHOLD

Sets the RSSI threshold for a valid FM Seek/Tune. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is $20~\text{dB}\mu\text{V}$.

Available in: All Default: 0x0014 Units: dBµV Step: 1

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			SK	RSSI[6	6:0]		

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0		FM Seek/Tune Received Signal Strength Threshold. RSSI threshold which determines if a valid channel has been found during seek/tune. Specified in units of dBμV in 1 dBμV steps (0–127). Default is 20 dBμV.

Property 0x1500. FM_RDS_INT_SOURCE

Configures interrupt related to RDS. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 0.

Available in: Si4705/06, Si4731/32/35

Default: 0x0000

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	RDSNEW- BLOCKB	RDSNEW- BLOCKA	0	RDSSYNC- FOUND	RDSSYN- CLOST	RDSRECV

Bit	Name	Function
15:6	Reserved	Always write to 0.
5	RDSNEWBLOCKB	RDS New Block B Found (Si4706 and Si4705/31/35-D50 and later, and Si4732 only)
		If set, generate an interrupt when Block B data is found or subsequently changed.
4	RDSNEWBLOCKA	RDS New Block A Found (Si4706 and Si4705/31/35-D50 and later, and Si4732 only)
		If set, generate an interrupt when Block A data is found or subsequently changed
3	Reserved	Always write to 0.
2	RDSSYNCFOUND	RDS Sync Found.
		If set, generate RDSINT when RDS gains synchronization.
1	RDSSYNCLOST	RDS Sync Lost. If set, generate RDSINT when RDS loses synchronization.
0	RDSRECV	RDS Received. If set, generate RDSINT when RDS FIFO has at least FM_RDS_INT_FIFO_COUNT entries.

Property 0x1501. FM_RDS_INT_FIFO_COUNT

Sets the minimum number of RDS groups stored in the RDS FIFO before RDSRECV is set. The maximum value is 25 for FRMX component 2.0 or later, and 14 for FMRX component 1.0. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. Default is 0

Note: FM_RDS_INT_FIFO_COUNT is supported in FMRX component 2.0 or later.

Available in: Si4705/06, Si4731/32/35

Default: 0x0000 Range: 0–25

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0			RD	SFIFC	CNT[7	7 :0]		

Bit	Name	Function
7:0		RDS FIFO Count.
		Minimum number of RDS groups stored in the RDS FIFO before RDSRECV is set.

Property 0x1502. FM_RDS_CONFIG

Configures RDS settings to enable RDS processing (RDSEN) and set RDS block error thresholds. When a RDS Group is received, all block errors must be less than or equal the associated block error threshold for the group to be stored in the RDS FIFO. If blocks with errors are permitted into the FIFO, the block error information can be reviewed when the group is read using the FM_RDS_STATUS command. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 0x0000.

Note: FM_RDS_CONFIG is supported in FMRX component 2.0 or later.

Available in: Si4705/06, Si4731/32/35

Default: 0x0000

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Nam	BLETH	HA[1:0]	BLETH	HB[1:0]	BLETH	IC[1:0]	BLETH	D[1:0]	0	0	0	0	0	0	0	RDSEN

Bit	Name	Function
15:14	BLETHA[1:0]	Block Error Threshold BLOCKA. 0 = No errors. 1 = 1–2 bit errors detected and corrected. 2 = 3–5 bit errors detected and corrected. 3 = Uncorrectable.
13:12	BLETHB[1:0]	Block Error Threshold BLOCKB. 0 = No errors. 1 = 1–2 bit errors detected and corrected. 2 = 3–5 bit errors detected and corrected. 3 = Uncorrectable.
11:10	BLETHC[1:0]	Block Error Threshold BLOCKC. 0 = No errors. 1 = 1–2 bit errors detected and corrected. 2 = 3–5 bit errors detected and corrected. 3 = Uncorrectable.
9:8	BLETHD[1:0]	Block Error Threshold BLOCKD. 0 = No errors. 1 = 1–2 bit errors detected and corrected. 2 = 3–5 bit errors detected and corrected. 3 = Uncorrectable.
0	RDSEN	RDS Processing Enable. 1 = RDS processing enabled.

Recommended Block Error Threshold options:

- 2,2,2,2 = No group stored if any errors are uncorrected.
- 3,3,3,3 = Group stored regardless of errors.
- 0.0,0.0 = No group stored containing corrected or uncorrected errors.
- 3,2,3,3 = Group stored with corrected errors on B, regardless of errors on A, C, or D.

Property 0x1503. FM_RDS_CONFIDENCE

Selects the confidence level requirement for each RDS block. A higher confidence requirement will result in fewer decoder errors (% of blocks with BLE<3 that contains incorrect information) but more block errors (% of blocks with BLE=3). The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 0x1111.

Available in: Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732

Default: 0x1111

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	Χ	Χ	Х	Χ	COI	VFIDE	NCEB[3:0]	CON	IFIDE	NCEC	[3:0]	CC	NFID	ENC	ED[3:0]

Bit	Name	Function
11:8	CONFIDENCEB	Selects decoder error rate threshold for Block B.
7:4	CONFIDENCEC	Selects decoder error rate threshold for Block C.
3:0	CONFIDENCED	Selects decoder error rate threshold for Block D.

Property 0x1800. FM_BLEND_RSSI_STEREO_THRESHOLD

Sets RSSI threshold for stereo blend (Full stereo above threshold, blend below threshold). To force stereo, set to 0. To force mono, set to 127. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 49 dBµV.

Available in: Si4706-D50, Si4740/41/42/43/44/45, Si4704/05/30/31/34/35-D50 and later, Si4732

Default: 0x0031 Units: dBµV Step: 1

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			STRT	THRE	SH[6:	:0]	

Property 0x1801. FM_BLEND_RSSI_MONO_THRESHOLD

Sets RSSI threshold for mono blend (Full mono below threshold, blend above threshold). To force stereo, set this to 0. To force mono, set this to 127. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 30 dBµV.

Available in: Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732

Default: 0x001E Units: dBµV Step: 1

Range: 0-127

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0		ſ	MONC	THRE	ESH[6:0]	

Property 0x1802. FM_BLEND_RSSI_ATTACK_RATE

Sets the stereo to mono attack rate for RSSI based blend. Smaller values provide slower attack and larger values provide faster attack. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 4000 (approximately 16 ms). ATTACK[15:0] = 65536/time, where time is the desired transition time in ms.

Available in: Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732

Default: 0x0FA0

Step: 1

Range: 0 (disabled), 1-32767

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							ATTA	ACK[15	5:0]							

Property 0x1803. FM_BLEND_RSSI_RELEASE_RATE

Sets the mono to stereo release rate for RSSI based blend. Smaller values provide slower release and larger values provide faster release. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 400 (approximately 164 ms). RELEASE[15:0] = 65536/time, where time is the desired transition time in ms.

Available in: Si4706-D50, Si4704/05/30/31/34/35-D50 and later, Si4732

Default: 0x0190

Step: 1

Range: 0 (disabled), 1-32767

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							R	ELEAS	SE[15:0	0]						




Figure 3. RSSI Blend

Property 0x1804. FM_BLEND_SNR_STEREO_THRESHOLD

Sets SNR threshold for stereo blend (Full stereo above threshold, blend below threshold). To force stereo, set this to 0. To force mono, set this to 127. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 27 dB.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x001B

Units: dB Step: 1

Range: 0-127

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			STRI	THRE	SH[6:	:0]	

Property 0x1805. FM_BLEND_SNR_MONO_THRESHOLD

Sets SNR threshold for mono blend (Full mono below threshold, blend above threshold). To force stereo, set to 0. To force mono, set to 127. The CTS bit (and optional interrupt) is set when it is safe to send the next command.

This property may only be set or read when in powerup mode. The default is 14 dB.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x000E

Units: dB Step: 1

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0		ľ	MONC	THRE	ESH[6:0]	

Property 0x1806. FM_BLEND_SNR_ATTACK_RATE

Sets the stereo to mono attack rate for SNR based blend. Smaller values provide slower attack and larger values provide faster attack. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 4000 (approximately 16 ms). ATTACK[15:0] = 65536/time, where time is the desired transition time in ms.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x0FA0

Step: 1

Range: 0 (disabled), 1-32767

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							ATTA	ACK[15	5:0]							

Property 0x1807. FM_BLEND_SNR_RELEASE_RATE

Sets the mono to stereo release rate for SNR based blend. Smaller values provide slower release and larger values provide faster release. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 400 (approximately 164 ms). RELEASE[15:0] = 65536/time, where time is the desired transition time in ms.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x0190

Step: 1

Range: 0 (disabled), 1-32767

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							RELE	ASE[1	5:0]							




Figure 4. SNR Blend

Property 0x1808. FM_BLEND_MULTIPATH_STEREO_THRESHOLD

Sets Multipath threshold for stereo blend (Full stereo below threshold, blend above threshold). To force stereo, set to 100. To force mono, set to 0. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 20.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x0014

Step: 1

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			STRI	THRE:	SH[6	:0]	

Property 0x1809. FM_BLEND_MULTIPATH_MONO_THRESHOLD

Sets Multipath threshold for mono blend (Full mono above threshold, blend below threshold). To force stereo, set to 100. To force mono, set to 0. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 60.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x003C

Step: 1

Range: 0-100

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0		ſ	MONC	THRE	ESH[6:0]	

Property 0x180A. FM_BLEND_MULTIPATH_ATTACK_RATE

Sets the stereo to mono attack rate for Multipath based blend. Smaller values provide slower attack and larger values provide faster attack. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 4000 (approximately 16 ms). ATTACK[15:0] = 65536/time, where time is the desired transition time in ms.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x0FA0

Step: 1

Range: 0 (disabled), 1-32767

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							ATTA	ACK[15	5:0]							

Property 0x180B. FM_BLEND_MULTIPATH_RELEASE_RATE

Sets the mono to stereo release rate for Multipath based blend. Smaller values provide slower release and larger values provide faster release. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 40 (approximately 1.64 s). RELEASE[15:0] = 65536/time, where time is the desired transition time in ms.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x0028

Step: 1

Range: 0 (disabled), 1-32767

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							RELE	ASE[1	5:0]							




Figure 5. MP Blend

Property 0x1A00. FM_HICUT_SNR_HIGH_THRESHOLD

Sets the SNR level at which hi-cut begins to band limit. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read in POWERUP mode. The default is 24 dB.

Available in: Si4704/05-D50 and later, Si4706-D50 and later, Si4730/31/34/35-D50 and later, Si4732

Default: 0x0018 Range: 0–127

Note: Was property 0x180C in FW2.B.

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			SNR	_HIGI	H[6:0]		

Property 0x1A01. FM_HICUT_SNR_LOW_THRESHOLD

Sets the SNR level at which hi-cut reaches maximum band limiting. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read in POWERUP mode. The default is 15 dB.

Available in: Si4704/05-D50 and later, Si4706-D50 and later, Si4730/31/34/35-D50 and later, Si4732

Default: 0x000F Range: 0–127

Note: Was property 0x180D in FW2.B.

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			SNF	LOV	V[6:0]		

Property 0x1A02. FM_HICUT_ATTACK_RATE

Sets the rate at which hi-cut lowers the transition frequency. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read in POWERUP mode. The default is 20000 (approximately 3 ms).

ATTACK[15:0] = 65536/time, were time is the desired transition time in ms.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x4E20

Range: 0 (disabled), 1–32767 **Note:** Was property 0x180E in FW2.B.

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							ATTA	ACK[1	5:0]							

Property 0x1A03. FM_HICUT_RELEASE_RATE

Sets the rate at which hi-cut increases the transition frequency. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read in POWERUP mode. The default is 20 (approximately 3.3 s).

RELEASE[15:0] = 65536/time, were time is the desired transition time in ms.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x0014

Range: 0 (disabled), 1–32767 **Note:** Was property 0x180F in FW2.B.

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							RELE	ASE[1	15:0]							

Property 0x1A04. FM_HICUT_MULTIPATH_TRIGGER_THRESHOLD

Sets the MULTIPATH level at which hi-cut begins to band limit. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read in POWERUP mode. The default is 20%.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x0014 Range: 0–100

Note: Was property 0x1810 in FW2.B.

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0		MU	JLT_T	RIGG	ER[6:	0]	

Property 0x1A05. FM_HICUT_MULTIPATH_END_THRESHOLD

Sets the MULTIPATH level at which hi-cut reaches maximum band limiting. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read in POWERUP mode. The default is 60%.

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default: 0x003C Range: 0–100

Note: Was property 0x1811 in FW2.B.

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			MULT	_END	0[6:0]		

Property 0x1A06. FM_HICUT_CUTOFF_FREQUENCY

Sets the maximum band limit frequency for hi-cut and also sets the maximum audio frequency. The CTS bit (optional interrupt) is set when it is safe to send the next command. This property may only be set or read in POWERUP mode. The default is 0(disabled).

Available in: Si4704/05-D50 and later, Si4706-D50, Si4730/31/34/35-D50 and later, Si4732

Default 0x0000

Range: 0-7 (maximum band limit frequency for Hi-Cut)

0-7 (maximum audio frequency)

Note: Was property 0x1812 in FW2.B. The maximum audio frequency was not programmable in FW2.B.

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0		IMUM AU REQ[2:0		0	FREQ	UENC	Y[2:0]

Bit	Name	Function
6:4	MAXIMUM AUDIO FREQUENCY[2:0]	Maximum Audio Frequency. 0 = Maximum Audio transition frequency = Max Audio BW 1 = Maximum Audio transition frequency = 2 kHz 2 = Maximum Audio transition frequency = 3 kHz 3 = Maximum Audio transition frequency = 4 kHz 4 = Maximum Audio transition frequency = 5 kHz 5 = Maximum Audio transition frequency = 6 kHz 6 = Maximum Audio transition frequency = 8 kHz
2:0	FREQUENCY[2:0]	7 = Maximum Audio transition frequency = 11 kHz Frequency. 0 = Hi-Cut disabled 1 = Hi-cut transition frequency = 2 kHz 2 = Hi-cut transition frequency = 3 kHz 3 = Hi-cut transition frequency = 4 kHz 4 = Hi-cut transition frequency = 5 kHz 5 = Hi-cut transition frequency = 6 kHz 6 = Hi-cut transition frequency = 8 kHz 7 = Hi-cut transition frequency = 11 kHz




Figure 6. HiCut Controlled by SNR Metric




Figure 7. HiCut Controlled by SNR Metric with Maximum Audio Frequency 8 kHz




Figure 8. HiCut Controlled by Multipath Metric




Figure 9. HiCut Controlled by Multipath Metric with Maximum Audio Frequency 8 kHz

Property 0x4000. RX_VOLUME

Sets the audio output volume. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 63.

Available in: All Default: 0x003F

Step: 1 Range: 0–63

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	VOL[5:0]					

Bit	Name	Function
15:6	Reserved	Always write to 0.
5:0		Output Volume. Sets the output volume level, 63 max, 0 min. Default is 63.

Property 0x4001. RX_HARD_MUTE

Mutes the audio output. L and R audio outputs may be muted independently. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is unmute (0x0000).

Available in: All Default: 0x0000

E	Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Na	ıme	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LMUTE	RMUTE

Bit	Name	Function
15:2	Reserved	Always write to 0.
1	LMUTE	Mutes L Audio Output.
0	RMUTE	Mutes R Audio Output.

5.2. Commands and Properties for the AM/SW/LW Receiver (Si4730/31/32/34/35)

AM (Medium Wave), SW (Short Wave), and LW (Long Wave) use the same AM_SW_LW component, thus the commands and properties for these functions are the same. For simplicity reason, the commands and properties only have a prefix AM instead of AM_SW_LW. The main difference among AM, SW, and LW is on the frequency range.

The common frequency range and spacing for AM/SW/LW are:

SW
 AM in US
 AM in Asia
 LW
 2.3 MHz to 23 MHz in 5 kHz frequency spacing
 520 kHz to 1.71 MHz in 10 kHz frequency spacing
 522 kHz to 1.71 MHz in 9 kHz frequency spacing
 LW
 153 kHz to 279 kHz in 9 kHz frequency spacing

Tables 8 and 9 summarize the commands and properties for the AM/SW/LW Receiver components applicable to Si473x/4x.

Table 8. AM/LW/SW Receiver Command Summary

Cmd	Name	Description	Available In
0x01	POWER_UP	Power up device and mode selection.	All
0x10	GET_REV	Returns revision information on the device.	All
0x11	POWER_DOWN	Power down device.	All
0x12	SET_PROPERTY	Sets the value of a property.	All
0x13	GET_PROPERTY	Retrieves a property's value.	All
0x14	GET_INT_STATUS	Read interrupt status bits.	All
0x15	PATCH_ARGS*	Reserved command used for patch file downloads.	All
0x16	PATCH_DATA*	Reserved command used for patch file downloads.	All
0x40	AM_TUNE_FREQ	Tunes to a given AM frequency.	All
0x41	AM_SEEK_START	Begins searching for a valid frequency.	All
0x42	AM_TUNE_STATUS	Queries the status of the already issued AM_TUNE_FREQ or AM_SEEK_START command.	All
0x43	AM_RSQ_STATUS	Queries the status of the Received Signal Quality (RSQ) for the current channel.	All
0x47	AM_AGC_STATUS	Queries the current AGC settings.	All
0x48	AM_AGC_OVERRIDE	Overrides AGC settings by disabling and forcing it to a fixed value.	All
0x80	GPIO_CTL	Configures GPO1, 2, and 3 as output or Hi-Z.	All
0x81	GPIO_SET	Sets GPO1, 2, and 3 output level (low or high).	All

*Note: Commands PATCH_ARGS and PATCH_DATA are only used to patch firmware. For information on applying a patch file, see "7.2. Powerup from a Component Patch" on page 132.

Table 9. AM/SW/LW Receiver Property Summary

Prop	Name	Description	Default	Available In
0x0001	GPO_IEN	Enables interrupt sources.	0x0000	All
0x0102	DIGITAL_OUTPUT_ FORMAT	Configure digital audio outputs	0x0000	Si4705/06, Si4731/35, Si4730/34-D60 and later, Si4732
0x0104	DIGITAL_OUTPUT_ SAMPLE_RATE	Configure digital audio output sample rate	0x0000	Si4705/06, Si4731/35, Si4730/34-D60 and later, Si4732
0x0201	REFCLK_FREQ	Sets frequency of reference clock in Hz. The range is 31130 to 34406 Hz, or 0 to disable the AFC. Default is 32768 Hz.	0x8000	All
0x0202	REFCLK_PRESCALE	Sets the prescaler value for RCLK input.	0x0001	All
0x3100	AM_DEEMPHASIS	Sets deemphasis time constant. Can be set to 50 µs. Deemphasis is disabled by default.	0x0000	All
0x3102	AM_CHANNEL_FILTER ¹	Selects the bandwidth of the channel filter for AM reception. The choices are 6, 4, 3, 2, 2.5, 1.8, or 1 (kHz). The default bandwidth is 2 kHz.	0x0003	All
0x3103	AM_AUTOMATIC_ VOLUME_CONTROL_ MAX_GAIN	Sets the maximum gain for automatic volume control.	0x1543	Si473x-D60 and later, Si4732
0x3104	AM_MODE_AFC_SW_ PULL_IN_RANGE	Sets the SW AFC pull-in range.	0x21F7	Si4734/35-D60 and later, Si4732
0x3105	AM_MODE_AFC_SW_ LOCK_IN_RANGE	Sets the SW AFC lock-in.	0x2DF5	Si4734/35-D60 and later, Si4732
0x3200	AM_RSQ_INTERRUPTS	Configures interrupt related to Received Signal Quality metrics. All interrupts are disabled by default.	0x0000	All
0x3201	AM_RSQ_SNR_HIGH_ THRESHOLD	Sets high threshold for SNR interrupt.	0x007F	All
0x3202	AM_RSQ_SNR_LOW_ THRESHOLD	Sets low threshold for SNR interrupt.	0x0000	All
0x3203	AM_RSQ_RSSI_HIGH_ THRESHOLD	Sets high threshold for RSSI interrupt.	0x007F	All

Notes:

- 1. The 1 kHz option, 1.8 kHz option, and 100 Hz high-pass Line Noise Rejection filter are supported on Si473x-D60 and later devices and Si4732 device (AM_SW_LW component 3.0 or later).
- The 2.5 kHz option is supported on Si473x-D60 and later devices and Si4732 devices (AM_SW_LW component 5.0 or later).
- 2. Component 1.0 incorrectly reports 0x06B9 (1721 kHz) as default for AM_SEEK_BAND_TOP. After POWER_UP command is complete, set AM_SEEK_BAND_TOP to 0x06AE (1710 kHz) using the SET_PROPERTY command.

Table 9. AM/SW/LW Receiver Property Summary (Continued)

Prop	Name	Description	Default	Available In
0x3204	AM_RSQ_RSSI_LOW_ THRESHOLD	Sets low threshold for RSSI interrupt.	0x0000	All
0x3300	AM_SOFT_MUTE_RATE	Sets the attack and decay rates when entering or leaving soft mute. The default is 278 dB/s.	0x0040	All
0x3301	AM_SOFT_MUTE_ SLOPE	Sets the AM soft mute slope. Default value is a slope of 1.	0x0002	Si4730/31/34/35
			0x0001	All others
0x3302	AM_SOFT_MUTE_MAX_ ATTENUATION	Sets maximum attenuation during soft mute (dB). Set to 0 to disable soft mute. Default is 8 dB.	0x0010	Si4730/31/34/35
			0x0008	All others
0x3303	AM_SOFT_MUTE_SNR_ THRESHOLD	Sets SNR threshold to engage soft mute. Default is 8 dB.	0x000A	Si4730/31/34/35
			0x0008	All others
0x3400	AM_SEEK_BAND_ BOTTOM	Sets the bottom of the AM band for seek. Default is 520.	0x0208	All
0x3401	AM_SEEK_BAND_TOP ²	Sets the top of the AM band for seek. Default is 1710.	0x06AE	All
0x3402	AM_SEEK_FREQ_ SPACING	Selects frequency spacing for AM seek. Default is 10 kHz spacing.	0x000A	All
0x3403	AM_SEEK_SNR_ THRESHOLD	Sets the SNR threshold for a valid AM Seek/Tune. If the value is zero then SNR threshold is not considered when doing a seek. Default value is 5 dB.	0x0005	All
0x3404	AM_SEEK_RSSI_ THRESHOLD	Sets the RSSI threshold for a valid AM Seek/Tune. If the value is zero then RSSI threshold is not considered when doing a seek. Default value is 25 dBµV.	0x0019	All
0x4000	RX_VOLUME	Sets the output volume.	0x003F	All
0x4001	RX_HARD_MUTE	Mutes the L and R audio outputs.	0x0000	All

Notes:

- 1. The 1 kHz option, 1.8 kHz option, and 100 Hz high-pass Line Noise Rejection filter are supported on Si473x-D60 and later devices and Si4732 device (AM_SW_LW component 3.0 or later).
 - The 2.5 kHz option is supported on Si473x-D60 and later devices and Si4732 devices (AM_SW_LW component 5.0 or later).
- 2. Component 1.0 incorrectly reports 0x06B9 (1721 kHz) as default for AM_SEEK_BAND_TOP. After POWER_UP command is complete, set AM_SEEK_BAND_TOP to 0x06AE (1710 kHz) using the SET_PROPERTY command.

Table 10. Status Response for the AM/SW/LW Receiver

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT

Bit	Name	Function
7	CTS	Clear to Send.
		0 = Wait before sending next command.
		1 = Clear to send next command.
6	ERR	Error.
		0 = No error
		1 = Error
5:4	Reserved	Values may vary.
3	RSQINT	Received Signal Quality Interrupt.
		0 = Received Signal Quality measurement has not been triggered.
		1 = Received Signal Quality measurement has been triggered.
2:1	Reserved	Values may vary.
0	STCINT	Seek/Tune Complete Interrupt.
		0 = Tune complete has not been triggered.
		1 = Tune complete has been triggered.

5.2.1. AM/SW/LW Receiver Commands

Command 0x01. POWER UP

Initiates the boot process to move the device from powerdown to powerup mode. The boot can occur from internal device memory or a system controller downloaded patch. To confirm that the patch is compatible with the internal device library revision, the library revision should be confirmed by issuing the POWER_UP command with FUNC = 15 (query library ID). The device returns the response, including the library revision, and then moves into powerdown mode. The device can then be placed in powerup mode by issuing the POWER_UP command with FUNC = 1 (AM/SW/LW Receive) and the patch may be applied. See Section "7.2. Powerup from a Component Patch" on page 132 for more information.

The POWER_UP command configures the state of ROUT (pin 13, Si4732 pin 16) and LOUT (pin 14, Si4732 pin 1) for analog audio mode and GPO2/INT (pin 18, Si4732 pin 3) for interrupt operation. For the Si4731/32/35, the POWER_UP command also configures the state of GPO3/DCLK (pin 17, Si4732 pin 2), DFS (pin 16, Si4732 pin 1), and DOUT (pin 15, Si4732 pin 16) for digital audio mode. The command configures GPO2/INT interrupts (GPO2OEN) and CTS interrupts (CTSIEN). If both are enabled, GPO2/INT is driven high during normal operation and low for a minimum of 1 µs during the interrupt. The CTSIEN bit is duplicated in the GPO_IEN property. The command is complete when the CTS bit (and optional interrupt) is set.

Note: To change function (e.g. AM/SW/LW RX to FM RX), issue POWER_DOWN command to stop current function; then, issue POWER_UP to start new function.

Note: Delay at least 500 ms between powerup command and first tune command to wait for the oscillator to stabilize if XOSCEN is set and crystal is used as the RCLK.

Available in: All

Command Arguments: Two

Response Bytes: None (FUNC = 1), Seven (FUNC = 15)

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	0	0	0	0	0	1
ARG1	CTSIEN	GPO20EN	PATCH	XOSCEN	FUNC[3:0]			
ARG2	OPMODE[7:0]							

ARG	Bit	Name	Function		
1	7	CTSIEN	CTS Interrupt Enable. 0 = CTS interrupt disabled. 1 = CTS interrupt enabled.		
1	6	GPO2OEN	GPO2 Output Enable. 0 = GPO2 output disabled (Hi-Z). 1 = GPO2 output enabled.		
1	5	PATCH	Patch Enable. 0 = Boot normally 1 = Copy NVM to RAM, but do not boot. After CTS has been set, RAM may be patched.		

ARG	Bit	Name	Function
1	4	XOSCEN	Crystal Oscillator Enable.
			0 = Use external RCLK (crystal oscillator disabled).
			1 = Use crystal oscillator (RCLK and GPO3/DCLK with external 32.768 kHz crystal and OPMODE = 00000101).
			See Si473x Data Sheet Application Schematic for external BOM details.
1	3:0	FUNC[3:0]	Function. 0 = Reserved. 1 = AM/SW/LW Receive. 2–14 = Reserved. 15 = Query Library ID.
2	7:0	OPMODE[7:0]	Application Setting 00000101 = Analog audio outputs (LOUT/ROUT). 00001011 = Digital audio output (DCLK, LOUT/DFS, ROUT/DIO)(Si4731/32/35/37 only with XOSCEN = 0) 10110000 = Digital audio outputs (DCLK, DFS, DIO) (Si4731/35/37 only with XOSCEN = 0). 10110101 = Analog and digital audio outputs (LOUT/ROUT and DCLK, DFS, DIO) (Si4731/35 only with XOSCEN = 0).

Response (to FUNC = 1, AM Receive)

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT

Response (to FUNC = 15, Query Library ID)

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT			
RESP1					PN[7:0]						
RESP2		FWMAJOR[7:0]									
RESP3		FWMINOR[7:0]									
RESP4				RI	SERVED[7:0	0]					
RESP5				RI	SERVED[7:0)]					
RESP6		CHIPREV[7:0]									
RESP7				LI	BRARYID[7:0)]					

RESP	Bit	Name	Function
1	7:0	PN[7:0]	Final 2 digits of part number (HEX).
2	7:0	FWMAJOR[7:0]	Firmware Major Revision (ASCII).
3	7:0	FWMINOR[7:0]	Firmware Minor Revision (ASCII).
4	7:0	RESERVED[7:0]	Reserved, various values.
5	7:0	RESERVED[7:0]	Reserved, various values.
6	7:0	CHIPREV[7:0]	Chip Revision (ASCII).
7	7:0	LIBRARYID[7:0]	Library Revision (HEX).

Command 0x10. GET_REV

Returns the part number, chip revision, firmware revision, patch revision and component revision numbers. The command is complete when the CTS bit (and optional interrupt) is set. This command may only be sent when in powerup mode.

Available in: All

Command arguments: None Response bytes: Eight

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	0	1	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0				
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT				
RESP1				PN[7:0]							
RESP2		FWMAJOR[7:0]										
RESP3		FWMINOR[7:0]										
RESP4				PATC	H _H [7:0]							
RESP5				PATCI	H _L [7:0]							
RESP6				СМРМА	JOR[7:0]							
RESP7		CMPMINOR[7:0]										
RESP8				CHIPR	EV[7:0]							

RESP	Bit	Name	Function
1	7:0	PN[7:0]	Final 2 digits of Part Number (HEX).
2	7:0	FWMAJOR[7:0]	Firmware Major Revision (ASCII).
3	7:0	FWMINOR[7:0]	Firmware Minor Revision (ASCII).
4	7:0	PATCH _H [7:0]	Patch ID High Byte (HEX).
5	7:0	PATCH _L [7:0]	Patch ID Low Byte (HEX).
6	7:0	CMPMAJOR[7:0]	Component Major Revision (ASCII).
7	7:0	CMPMINOR[7:0]	Component Minor Revision (ASCII).
8	7:0	CHIPREV[7:0]	Chip Revision (ASCII).

Command 0x11. POWER_DOWN

Moves the device from powerup to powerdown mode. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode. Note that only the POWER_UP command is accepted in powerdown mode. If the system controller writes a command other than POWER_UP when in powerdown mode, the device does not respond. The device will only respond when a POWER_UP command is written. GPO pins are powered down and not active during this state. For optimal power down current, GPO2 must be either internally driven low through GPIO_CTL command or externally driven low.

Note: In AMRX component 1.0, a reset is required when the system controller writes a command other than POWER_UP when in powerdown mode.

Note: The following describes the state of all the pins when in powerdown mode: GPIO1. GPIO2. GPIO3 = 0

ROUT, LOUT, DOUT, DFS = HiZ

Available in: All

Command arguments: None Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	0	1	0	0	0	1

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	Х	X	STCINT

Command 0x12. SET_PROPERTY

Sets a property shown in Table 9, "AM/SW/LW Receiver Property Summary," on page 69. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode. See Figure 25, "CTS and SET_PROPERTY Command Complete tCOMP Timing Model," on page 143 and Table 32, "Command Timing Parameters for the AM Receiver," on page 145.

Available in: All

Command Arguments: Five Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
CMD	0	0	0	1	0	0	1	0		
ARG1	0	0	0	0	0	0	0	0		
ARG2	PROP _H [7:0]									
ARG3				PROP	L[7:0]					
ARG4		PROPD _H [7:0]								
ARG5				PROP	D _L [7:0]					

ARG	Bit	Name	Function
1	7:0	Reserved	Always write to 0.
2	7:0	PROP _H [7:0]	Property High Byte. This byte in combination with PROP _L is used to specify the property to modify. See Section "5.2.2. AM/SW/LW Receiver Properties" on page 89.
3	7:0	PROP _L [7:0]	Property Low Byte. This byte in combination with PROP _H is used to specify the property to modify. See Section "5.2.2. AM/SW/LW Receiver Properties" on page 89.
4	7:0	PROPD _H [7:0]	Property Value High Byte. This byte in combination with PROPD _L is used to set the property value. See Section "5.2.2. AM/SW/LW Receiver Properties" on page 89.
5	7:0	PROPD _L [7:0]	Property Value Low Byte. This byte in combination with PROPD _H is used to set the property value. See Section "5.2.2. AM/SW/LW Receiver Properties" on page 89.

Command 0x13. GET_PROPERTY

Gets a property shown in Table 9, "AM/SW/LW Receiver Property Summary," on page 69. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode.

Available in: All

Command arguments: Three Response bytes: Three

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
CMD	0	0	0	1	0	0	1	1			
ARG1	0	0	0	0	0	0	0	0			
ARG2		PROP _H [7:0]									
ARG3		PROP _L [7:0]									

ARG	Bit	Name	Function
1	7:0	Reserved	Always write to 0.
2	7:0	PROP _H [7:0]	Property High Byte. This byte in combination with PROP _L is used to specify the property to get.
3	7:0	PROP _L [7:0]	Property Low Byte. This byte in combination with PROP _H is used to specify the property to get.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT		
RESP1	0	0	0	0	0	0	0	0		
RESP2	PROPD _H [7:0]									
RESP3		PROPD _L [7:0]								

RESP	Bit	Name	Function
1	7:0	Reserved	Always returns 0.
2	7:0	PROPD _H [7:0]	Property Value High Byte. This byte in combination with PROPD _L represents the requested property value.
3	7:0	PROPD _L [7:0]	Property Value High Byte. This byte in combination with PROPD _H represents the requested property value.

Command 0x14. GET INT STATUS

Updates bits 6:0 of the status byte. This command should be called after any command that sets the STCINT or RSQINT bits. When polling this command should be periodically called to monitor the STATUS byte, and when using interrupts, this command should be called after the interrupt is set to update the STATUS byte. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be set when in powerup mode.

Available in: All

Command arguments: None Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	0	1	0	1	0	0

Response

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT

Command 0x40. AM_TUNE_FREQ

Tunes the AM/SW/LW receive to a frequency between 149 and 23 MHz in 1 kHz steps. In AM only mode, the valid frequency is between 520 and 1710 kHz in 1 kHz steps. The CTS bit (and optional interrupt) is set when it is safe to send the next command. The ERR bit (and optional interrupt) is set if an invalid argument is sent. Note that only a single interrupt occurs if both the CTS and ERR bits are set. The optional STC interrupt is set when the command completes. The STCINT bit is set only after the GET_INT_STATUS command is called. This command may only be sent when in powerup mode. The command clears the STC bit if it is already set. See Figure 24, "CTS and STC Timing Model," on page 142 and Table 32, "Command Timing Parameters for the AM Receiver," on page 145.

AM: LO frequency is 45 kHz above RF for RF frequencies ≤ 1000 kHz and 45 kHz below RF for RF frequencies > 1000 kHz. For example, LO frequency is 945 kHz when tuning to 900 kHz.

Note: FAST bit is supported in Si473x-D60 and later devices and Si4732 device (AMRX component 3.0 or later). ANTCAP bits are supported in AMRX component 2.0 or later (all devices).

Available in: All

Command arguments: Five Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
CMD	0	1	0	0	0	0	0	0			
ARG1	0	0	0	0	0	0	0	FAST			
ARG2		FREQ _H [7:0]									
ARG3		FREQ _L [7:0]									

ARG4	ANTCAP _H [15:8]
ARG5	ANTCAP _L [7:0]

ARG	Bit	Name	Function
1	7:1	Reserved	Always write to 0.
1	0	FAST	FAST Tuning.
			If set, executes fast and invalidated tune. The tune status will not be accurate.
2	7:0	FREQ _H	Tune Frequency High Byte.
		[7:0]	This byte in combination with FREQ _L selects the tune frequency in kHz. In AM/SW/LW mode, the valid range is from 149 to 23000 (149 kHz–23 MHz). In AM only mode the valid range is from 520 to 1710 (520–1710 kHz).
3	7:0	FREQL	Tune Frequency Low Byte.
		[7:0]	This byte in combination with FREQ _H selects the tune frequency in kHz. In AM/SW/LW mode, the valid range is from 149 to 23000 (149 kHz–23 MHz). In AM only mode the valid range is from 520 to 1710 (520–1710 kHz).
4	15:8	ANTCAP _H	Antenna Tuning Capacitor High Byte.
		[15:8]	This byte in combination with ANTCAP _L selects the tuning capacitor value. If both bytes are set to zero, the tuning capacitor value is selected automatically. If the value is set to anything other than 0, the tuning capacitance is manually set as 95 fF x ANTCAP + 7 pF. ANTCAP manual range is 1–6143. Automatic capacitor tuning is recommended.
			Note: In SW mode, ANTCAP _H [15:8] needs to be set to 0 and ANTCAP _L [7:0] needs to be set to 1.
5	7:0	ANTCAPL	Antenna Tuning Capacitor Low Byte.
		[7:0]	This byte in combination with ANTCAP _H selects the tuning capacitor value. If both bytes are set to zero, the tuning capacitor value is selected automatically. If the value is set to anything other than 0, the tuning capacitance is manually set as 95 fF x ANTCAP + 7 pF. ANTCAP manual range is 1–6143. Automatic capacitor tuning is recommended.
			Note: In SW mode, ANTCAP _H [15:8] needs to be set to 0 and ANTCAP _L [7:0] needs to be set to 1.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT

Command 0x41. AM_SEEK_START

Initiates a seek for a channel that meets the RSSI and SNR criteria for AM. Clears any pending STCINT or RSQINT interrupt status. RSQINT is only cleared by the RSQ status command when the INTACK bit is set. The CTS bit (and optional interrupt) is set when it is safe to send the next command. The ERR bit (and optional interrupt) is set if an invalid argument is sent. Note that only a single interrupt occurs if both the CTS and ERR bits are set. The optional STC interrupt is set when the command completes. The STCINT bit is set only after the GET_INT_STATUS command is called. This command may only be sent when in powerup mode. The command clears the STCINT bit if it is already set. See Figure 24, "CTS and STC Timing Model," on page 142 and Table 32, "Command Timing Parameters for the AM Receiver," on page 145.

Note: ANTCAP bits are supported in AMRX component 2.1 or later.

Available in: All

Command arguments: Five Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
CMD	0	1	0	0	0	0	0	1		
ARG1	0	0	0	0	SEEKUP	WRAP	0	0		
ARG2	0	0	0	0	0	0	0	0		
ARG3	0	0	0	0	0	0	0	0		
ARG4		ANTCAP _H [15:8]								
ARG5		ANTCAP _L [7:0]								

ARG	Bit	Name	Function
1	7:4	Reserved	Always write to 0.
1	3	SEEKUP	Seek Up/Down. Determines the direction of the search, either UP = 1, or DOWN = 0.
1	2	WRAP	Wrap/Halt. Determines whether the seek should Wrap = 1, or Halt = 0 when it hits the band limit.
1	1:0	Reserved	Always write to 0.
2	7:0	Reserved	Always write to 0.
3	7:0	Reserved	Always write to 0.
4	15:8	ANTCAP _H [15:8]	Antenna Tuning Capacitor High Byte. This byte in combination with ANTCAP _L selects the tuning capacitor value. If both bytes are set to zero, the tuning capacitor value is selected automatically. If the value is set to anything other than 0, the tuning capacitance is manually set as 95 fF x ANTCAP + 7 pF. ANTCAP manual range is 1–6143. Automatic capacitor tuning is recommended. Note: In SW mode, ANTCAP _H [15:8] needs to be set to 0 and ANTCAP _L [7:0] needs to be set to 1.
5	7:0	ANTCAP _L [7:0]	Antenna Tuning Capacitor Low Byte. This byte in combination with ANTCAP _H selects the tuning capacitor value. If both bytes are set to zero, the tuning capacitor value is selected automatically. If the value is set to anything other than 0, the tuning capacitance is manually set as 95 fF x ANTCAP + 7 pF. ANTCAP manual range is 1–6143. Automatic capacitor tuning is recommended. Note: In SW mode, ANTCAP _H [15:8] needs to be set to 0 and ANTCAP _L [7:0] needs to be set to 1.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT

Command 0x42. AM_TUNE_STATUS

Returns the status of AM_TUNE_FREQ or AM_SEEK_START commands. The commands returns the current frequency, RSSI, SNR, and the antenna tuning capacitance value (0–6143). The command clears the STCINT interrupt bit when INTACK bit of ARG1 is set. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode.

Note: AFCRL bit does not work properly on AMRX component 2.1 or earlier.

Available in: All

Command arguments: One Response bytes: Seven

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	1	0	0	0	0	1	0
ARG1	0	0	0	0	0	0	CANCEL	INTACK

ARG	Bit	Name	Function
1	7:2	Reserved	Always write to 0.
1	1	CANCEL	Cancel seek. If set, aborts a seek currently in progress.
1	0	INTACK	Seek/Tune Interrupt Clear. If set, clears the seek/tune complete interrupt status indicator.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT		
RESP1	BLTF	Х	Х	Х	Х	Х	AFCRL	VALID		
RESP2	READFREQ _H [7:0]									
RESP3	READFREQ _L [7:0]									
RESP4				RSSI[7:0)]					
RESP5				SNR[7:0]					
RESP6	READANTCAP _H [15:8]									
RESP7			REA	DANTCAF	P _L [7:0]					

RESP	Bit	Name	Function
1	7	BLTF	Band Limit. Reports if a seek hit the band limit (WRAP = 0 in AM_START_SEEK) or wrapped to the original frequency (WRAP = 1).
1	6:2	Reserved	Always returns 0.
1	1	AFCRL	AFC Rail Indicator. Set if the AFC rails.
1	0	VALID	Valid Channel. Set if the channel is currently valid and would have been found during a seek.
2	7:0	READFREQ _H [7:0]	Read Frequency High Byte. This byte in combination with READFREQ _L returns frequency being tuned (kHz).
3	7:0	READFREQ _L [7:0]	Read Frequency Low Byte. This byte in combination with READFREQ _H returns frequency being tuned (kHz).
4	7:0	RSSI[7:0]	Received Signal Strength Indicator. This byte contains the receive signal strength when tune is completed (dBµV).
5	7:0	SNR[7:0]	SNR. This byte contains the SNR metric when tune is completed (dB).
6	7:0	READANTCAP _H [15:8]	Read Antenna Tuning Capacitor High Byte. This byte in combination with READANTCAP _L returns the current antenna tuning capacitor value. The tuning capacitance is 95 fF x READANTCAP + 7 pF.
7	7:0	READANTCAP _L [7:0]	Read Antenna Tuning Capacitor Low Byte. This byte in combination with READANTCAP _H returns the current antenna tuning capacitor value. The tuning capacitance is 95 fF x READANTCAP + 7 pF.

Command 0x43. AM_RSQ_STATUS

Returns status information about the received signal quality. The commands returns RSSI and SNR. It also indicates valid channel (VALID), soft mute engagement (SMUTE), and AFC rail status (AFCRL). This command can be used to check if the received signal is above the RSSI high threshold as reported by RSSIHINT, or below the RSSI low threshold as reported by RSSILINT. It can also be used to check if the signal is above the SNR high threshold as reported by SNRHINT, or below the SNR low threshold as reported by SNRLINT. The command clears the RSQINT, SNRHINT, SNRLINT, RSSIHINT, and RSSILINT interrupt bits when INTACK bit of ARG1 is set. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode.

Note: AFCRL bit does not work properly on AMRX component 2.1 or earlier.

Available in: All

Command arguments: One Response bytes: Five

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	1	0	0	0	0	1	1
ARG1	0	0	0	0	0	0	0	INTACK

ARG	Bit	Name	Function
1	0		Interrupt Acknowledge. 0 = Interrupt status preserved. 1 = Clears RSQINT, SNRHINT, SNRLINT, RSSIHINT, RSSILINT

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT			
RESP1	Х	Х	Х	Х	SNRHINT	SNRLINT	RSSI- HINT	RSSIILINT			
RESP2	Х	Х	Х	Х	SMUTE	Х	AFCRL	VALID			
RESP3	Х	Х	Х	Х	Х	Х	Х	Х			
RESP4		RSSI[7:0]									
RESP5				SN	IR[7:0]						

RESP	Bit	Name	Function
1	3	SNRHINT	SNR Detect High. 0 = Received SNR has not exceeded above SNR high threshold. 1 = Received SNR has exceeded above SNR high threshold.
1	2	SNRLINT	SNR Detect Low. 0 = Received SNR has not exceeded below SNR low threshold. 1 = Received SNR has exceeded below SNR low threshold.
1	1	RSSIHINT	RSSI Detect High. 0 = RSSI has not exceeded above RSSI high threshold. 1 = RSSI has exceeded above RSSI high threshold.
1	0	RSSILINT	RSSI Detect Low. 0 = RSSI has not exceeded below RSSI low threshold. 1 = RSSI has exceeded below RSSI low threshold.
2	3	SMUTE	Soft Mute Indicator. Indicates soft mute is engaged.
2	1	AFCRL	AFC Rail Indicator. Set if the AFC rails.
2	0	VALID	Valid Channel. Set if the channel is currently valid and would have been found during a seek.
4	7:0	RSSI[7:0]	Received Signal Strength Indicator. Contains the current receive signal strength (dBµV).
5	7:0	SNR[7:0]	SNR. Contains the current SNR metric (dB).

Command 0x47. AM_AGC_STATUS

Returns the AM AGC setting of the device. The command returns whether the AGC is enabled or disabled and it returns the gain index. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in power up mode.

Available in: All

Command arguments: None

Response bytes: Two

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	1	0	0	0	1	1	1

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
STATUS	CTS	ERR	Χ	Х	RSQINT	Х	Х	STCINT		
RESP1	Х	Х	Х	Х	Х	Х	Х	AMAGCDIS		
RESP2		AMAGCNDX[7:0]								

RESP	Bit	Name	Function
1	0	AMAGCDIS	AM AGC Disable
			This bit indicates if the AGC is enabled or disabled.
			0 = AGC enabled.
			1 = AGC disabled.
2	7:0	AMAGCNDX	AM AGC Index
			This byte reports the current AGC gain index.
			0 = Minimum attenuation (max gain)
			1 – 36+ATTN_BACKUP = Intermediate attenuation
			37+ATTN_BACKUP = Maximum attenuation (min gain)
			Note: The max index is subject to change. See Property 0x3705 AM_FRONTEND_AGC_CONTROL for details on ATTN_BACKUP.

Command 0x48. AM_AGC_OVERRIDE

Overrides the AM AGC setting by disabling the AGC and forcing the gain index that ranges between 0 (minimum attenuation) and 37+ATTN_BACKUP (maximum attenuation). The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in power up mode.

Available in: All

Command arguments: Two Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
CMD	0	1	0	0	1	0	0	0		
ARG1	0	0	0	0	0	0	0	AMAGCDIS		
ARG2		AMAGCNDX[7:0]								

ARG	Bit	Name	Function
1	0	AMAGCDIS	AM AGC Disable This bit selects whether the AGC is enabled or disabled. 0 = AGC enabled. 1 = AGC disabled.
2	7:0	AMAGCNDX	AM AGC Index If AMAGCDIS = 1, this byte forces the AGC gain index. 0 = Minimum attenuation (max gain) 1 - 36+ATTN_BACKUP = Intermediate attenuation 37+ATTN_BACKUP = Maximum attenuation (min gain) *Note: The max index is subject to change. See Property 0x3705 AM_FRONTEND_AGC_CONTROL for details on ATTN_BACKUP.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	RSQINT	Х	Х	STCINT

Command 0x80. GPIO_CTL

Enables output for GPO1, 2, and 3. GPO1, 2, and 3 can be configured for output (Hi-Z or active drive) by setting the GPO10EN, GPO20EN, and GPO30EN bit. The state (high or low) of GPO1, 2, and 3 is set with the GPI0_SET command. To avoid excessive current consumption due to oscillation, GPO pins should not be left in a high impedance state. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode. The default is all GPO pins set for high impedance.

Notes:

- 1. GPIO_CTL is supported in AM_SW_LW component 2.0 or later.
- 2. The use of GPO2 as an interrupt pin and/or the use of GPO3 as DCLK digital clock input will override this GPIO_CTL function for GPO2 and/or GPO3 respectively.

Available in: All

Command arguments: One Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	1	0	0	0	0	0	0	0
ARG1	0	0	0	0	GPO30EN	GPO20EN	GPO10EN	0

ARG	Bit	Name	Function
1	7:4	Reserved	Always write 0.
1	3	GPO30EN	GPO3 Output Enable. 0 = Output Disabled (Hi-Z) (default). 1 = Output Enabled.
1	2	GPO2OEN	GPO2 Output Enable. 0 = Output Disabled (Hi-Z) (default). 1 = Output Enabled.
1	1	GPO10EN	GPO1 Output Enable. 0 = Output Disabled (Hi-Z) (default). 1 = Output Enabled.
1	0	Reserved	Always write 0.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	Х	RDSINT	ASQINT	STCINT

Command 0x81. GPIO_SET

Sets the output level (high or low) for GPO1, 2, and 3. GPO1, 2, and 3 can be configured for output by setting the GPO10EN, GPO20EN, and GPO30EN bit in the GPI0_CTL command. To avoid excessive current consumption due to oscillation, GPO pins should not be left in a high impedance state. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is all GPO pins set for high impedance.

Note: GPIO_SET is supported in AM_SW_LW component 2.0 or later.

Available in: All

Command arguments: One Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	1	0	0	0	0	0	0	1
ARG1	0	0	0	0	GP03LEVEL	GPO2LEVEL	GPO1LEVEL	0

ARG	Bit	Name	Function
1	7:4	Reserved	Always write 0.
1	3	GPO3LEVEL	GPO3 Output Level. 0 = Output low (default). 1 = Output high.
1	2	GPO2LEVEL	GPO2 Output Level. 0 = Output low (default). 1 = Output high.
1	1	GPO1LEVEL	GPO1 Output Level. 0 = Output low (default). 1 = Output high.
1	0	Reserved	Always write 0.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	Х	RDSINT	ASQINT	STCINT

5.2.2. AM/SW/LW Receiver Properties

Property 0x0001. GPO_IEN

Configures the sources for the GPO2/INT interrupt pin. Valid sources are the lower 8 bits of the STATUS byte, including CTS, ERR, RSQINT, and STCINT bits. The corresponding bit is set before the interrupt occurs. The CTS bit (and optional interrupt) is set when it is safe to send the next command. The CTS interrupt enable (CTSIEN) can be set with this property and the POWER_UP command. The state of the CTSIEN bit set during the POWER_UP command can be read by reading this property and modified by writing this property. This property may only be set or read when in powerup mode.

Available in: All Default: 0x0000

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	RSQREP	0	0	STCREP	CTSIEN	ERRIEN	0	0	RSQIEN	0	0	STCIEN

Bit	Name	Function
15:12	Reserved	Always write to 0.
11	RSQREP	RSQ Interrupt Repeat. 0 = No interrupt generated when RSQINT is already set (default) 1 = Interrupt generated even if RSQINT is already set
10:9	Reserved	Always write to 0.
8	STCREP	STC Interrupt Repeat. 0 = No interrupt generated when STCINT is already set (default) 1 = Interrupt generated even if STCINT is already set
7	CTSIEN	CTS Interrupt Enable. After PowerUp, this bit reflects the CTSIEN bit in ARG1 of PowerUp Command. 0 = No interrupt generated when CTS is set 1 = Interrupt generated when CTS is set
6	ERRIEN	ERR Interrupt Enable. 0 = No interrupt generated when ERR is set (default) 1 = Interrupt generated when ERR is set
5:4	Reserved	Always write to 0.
3	RSQIEN	RSQ Interrupt Enable. 0 = No interrupt generated when RSQINT is set (default) 1 = Interrupt generated when RSQINT is set
2:1	Reserved	Always write to 0.
0	STCIEN	Seek/Tune Complete Interrupt Enable. 0 = No interrupt generated when STCINT is set (default) 1 = Interrupt generated when STCINT is set

Property 0x0102. DIGITAL_OUTPUT_FORMAT

Configures the digital audio output format. Configuration options include DCLK edge, data format, force mono, and sample precision.

Note: DIGITAL_OUTPUT_FORMAT is supported in AM_SW_LW component 2.0 or later.

Available in: Si4705/06, Si4731/32/35, Si4730/34-D60 and later

Default: 0x0000

	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	Name	0	0	0	0	0	0	0	0	OFALL	C	OMO	DE[3:0	0]	0	OSIZ	E[1:0]

Bit	Name	Function
15:8	Reserved	Always write to 0.
7	OFALL	Digital Output DCLK Edge. 0 = use DCLK rising edge 1 = use DCLK falling edge
6:3	OMODE[3:0]	Digital Output Mode. 0000 = I ² S 0110 = Left-justified 1000 = MSB at second DCLK after DFS pulse 1100 = MSB at first DCLK after DFS pulse
2	Reserved	Always write to 0.
1:0	OSIZE[1:0]	Digital Output Audio Sample Precision. 0 = 16-bits 1 = 20-bits 2 = 24-bits 3 = 8-bits

Property 0x0104. DIGITAL_OUTPUT_SAMPLE_RATE

Enables digital audio output and configures digital audio output sample rate in samples per second (sps). When DOSR[15:0] is 0, digital audio output is disabled. To enable digital audio output, program DOSR[15:0] with the sample rate in samples per second. The over-sampling rate must be set in order to satisfy a minimum DCLK of 1 MHz. The system controller must establish DCLK and DFS prior to enabling the digital audio output else the device will not respond and will require reset. The sample rate must be set to 0 before DCLK/DFS is removed. AM_TUNE_FREQ command must be sent after the POWER_UP command to start the internal clocking before setting this property.

Note: DIGITAL OUTPUT SAMPLE RATE is supported in AM SW LW component 2.0 or later.

Available in: Si4705/06, Si4731/32/35, Si4730/34-D60 and later

Default: 0x0000 (digital audio output disabled)

Units: sps

Range: 32-48 ksps, 0 to disable digital audio output

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DOSF	R[15:0]							

Bit	Name	Function
15:0		Digital Output Sample Rate. 32–48 ksps. 0 to disable digital audio output.

Property 0x0201. REFCLK_FREQ

Sets the frequency of the REFCLK from the output of the prescaler. The REFCLK range is 31130 to 34406 Hz (32768 5% Hz) in 1 Hz steps, or 0 (to disable AFC). For example, an RCLK of 13MHz would require a prescaler value of 400 to divide it to 32500 Hz REFCLK. The reference clock frequency property would then need to be set to 32500 Hz. RCLK frequencies between 31130 Hz and 40 MHz are supported, however, there are gaps in frequency coverage for prescaler values ranging from 1 to 10, or frequencies up to 311300 Hz. The following table summarizes these RCLK gaps.




Figure 10. REFCLK Prescaler

Table 11. RCLK Gaps

Prescaler	RCLK Low (Hz)	RCLK High (Hz)
1	31130	34406
2	62260	68812
3	93390	103218
4	124520	137624
5	155650	172030
6	186780	206436
7	217910	240842
8	249040	275248
9	280170	309654
10	311300	344060

The RCLK must be valid 10 ns before and 10 ns after completing the AM_TUNE_FREQ command. In addition, the RCLK must be valid at all times when the carrier is enabled for proper AGC operation. The RCLK may be removed or reconfigured at other times. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode. The default is 32768 Hz.

Available in: All

Default: 0x8000 (32768)

Units: 1 Hz Step: 1Hz

Range: 31130-34406

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							R	EFCL	<f[15:0< th=""><th>0]</th><th></th><th></th><th></th><th></th><th></th><th></th></f[15:0<>	0]						

Bit	Name	Function
15:0	REFCLKF[15:0]	Frequency of Reference Clock in Hz. The allowed REFCLK frequency range is between 31130 and 34406 Hz (32768 5%), or 0 (to disable AFC).

Property 0x0202. REFCLK_PRESCALE

Sets the number used by the prescaler to divide the external RCLK down to the internal REFCLK. The range may be between 1 and 4095 in 1 unit steps. For example, an RCLK of 13 MHz would require a prescaler value of 400 to divide it to 32500 Hz. The reference clock frequency property would then need to be set to 32500 Hz. The RCLK must be valid 10 ns before sending and 20 ns after completing the AM_TUNE_FREQ and AM_SEEK_START commands. In addition, the RCLK must be valid at all times for proper AFC operation. The RCLK may be removed or reconfigured at other times. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 1.

Available in: All Default: 0x0001

Step: 1

Range: 1-4095

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	RCLK SEL						RCLKI	P[11:0]					

Bit	Name	Function
15:13	Reserved	Always write to 0.
12	RCLKSEL	RCLKSEL. 0 = RCLK pin is clock source. 1 = DCLK pin is clock source.
11:0	RCLKP[11:0]	Prescaler for Reference Clock. Integer number used to divide the RCLK frequency down to REFCLK frequency. The allowed REFCLK frequency range is between 31130 and 34406* Hz (32768 ±5%), or 0 (to disable AFC).

Note: For shortwave frequencies, choose a prescalar value such that you can limit the REFCLK frequency range to 31130–32768 Hz.

Property 0x3100. AM_DEEMPHASIS

Sets the AM Receive de-emphasis to 50 µs. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is disabled.

Available in: All Default: 0x0000

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DEEMPH

Bit	Name	Function
15:1	Reserved	Always write to 0.
0		AM De-Emphasis. 1 = 50 μs. 0 = Disabled.

Property 0x3102. AM_CHANNEL_FILTER

Selects the bandwidth of the AM channel filter. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 2 kHz bandwidth channel filter.

Note: The 1 kHz option, 1.8 kHz option, and 100 Hz high-pass Line Noise Rejection filter are supported on Si473x-D60 and later devices and Si4732 device (AM_SW_LW component 3.0 or later). The 2.5 kHz option is supported on Si473x-D60 and later devices and Si4732 devices (AM_SW_LW component 5.0 or later).

Available in: All Default: 0x0003

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	AMPLFLT	0	0	0	0	Αľ	ИСНЕ	LT[03	3:0]

Bit	Name	Function
15:9	Reserved	Always write to 0.
8	AMPLFLT	Enables the AM Power Line Noise Rejection Filter
7:4	Reserved	Always write to 0.
3:0	AMCHFILT	AM Channel Filter. Selects the bandwidth of the AM channel filter. The following choices are available: 0 = 6 kHz Bandwidth 1 = 4 kHz Bandwidth 2 = 3 kHz Bandwidth 3 = 2 kHz Bandwidth 4 = 1 kHz Bandwidth 5 = 1.8 kHz Bandwidth 6 = 2.5 kHz Bandwidth, gradual roll off 7-15 = Reserved (Do not use)

Property 0x3103. AM_AUTOMATIC_VOLUME_CONTROL_MAX_GAIN

Sets the maximum gain for automatic volume control. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 16 dB.

The maximum AVC gain affects audio output level, especially under weak signal conditions. It amplifies the signal as well as noise. When a signal is very weak (needs a lot of gain) then the maximum gain will be applied, and may make the noise too harsh for the listener, even the soft mute functions. The user can reduce the noise further by adjusting the maximum AVC gain. The property allows the user to optimize the trade-off between maintaining output level and suppressing noise.

Note: The maximum AVC gain is 90.3 dB. This would be equivalent to AM_AUTOMATIC_VOLUME_CONTROL_MAX_GAIN property value 0x7800, which is the maximum value.

Available in: Si473x-D60 and later, Si4732 Default: 0x1543 (Si473x-D60 and later, Si4732)

Step: 1

Range: 0X1000 ~ 0x7800

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0						A	AVC_N	1AXG	AIN [1	4:0]					

Bit	Name	Function
15	Reserved	Always write to 0.
14:0	_	Automatic Volume Control Max Gain. Maximum gain for automatic volume control. The max gain value is given by AVC_MAXGAIN = g * 340.2 where g is the desired maximum AVC gain in dB. Minimum of 12 dB is recommend when SOFTMUTE is enabled.

Property 0x3104. AM_MODE_AFC_SW_PULL_IN_RANGE

Sets the SW AFC pull-in or tracking range. The value PULL_IN_RANGE is relative to the tuned frequency and is specified as $1/(PPM\times10^{-6})$. For example to program a pull-in range of 115 ppm, PULL_IN_RANGE = $1/(115\times10^{-6})$ = 8695. The command is complete when the CTS bit (and optional interrupt) is set.

Available in: Si4734/35-D60 and later, Si4732

Default: 0x21F7 (115 ppm)

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name								SWPII	R[15:0)]						

	Bit	Name	Function
Ī	15:0	SWPIR[15:0]	SW Pull-In Range
			The SW pull-in range expressed relative to the tuned frequency.

Property 0x3105. AM_MODE_AFC_SW_LOCK_IN_RANGE

Sets the SW AFC lock-in or capture range. The value LOCK_IN_RANGE is relative to the tuned frequency and is specified as $1/(PPM\times10^{-6})$. For example to program a lock-in range of 85 ppm, LOCK_IN_RANGE = $1/(85\times10^{-6})$ = 11765. The command is complete when the CTS bit (and optional interrupt) is set.

Available in: Si4734/35-D60 and later, Si4732

Default: 0x2DF5 (85 ppm)

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name								SWPII	R[15:0	0]						

Bit	Name	Function
15:0	SWPIR[15:0]	SW Pull-In Range
		The SW lock-in range expressed relative to the tuned frequency.

Property 0x3200. AM_RSQ_INT_SOURCE

Configures interrupt related to Received Signal Quality metrics. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode.

Available in: All Default: 0x0000

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	SNRHIEN	SNRLIEN	RSSIHIEN	RSSILIEN

Bit	Name	Function
15:4	Reserved	Always write 0.
3	SNRHIEN	Interrupt Source Enable: SNR High. Enable SNR high as the source of interrupt which the threshold is set by AM_RSQ_SN-R_HI_THRESHOLD.
2	SNRLIEN	Interrupt Source Enable: SNR Low. Enable SNR low as the as the source of interrupt which the threshold is set by AM_R-SQ_SNR_LO_THRESHOLD.
1	RSSIHIEN	Interrupt Source Enable: RSSI High. Enable RSSI low as the source of interrupt which the threshold is set by AM_R-SQ_RSSI_HI_THRESHOLD.
0	RSSILIEN	Interrupt Source Enable: RSSI Low. Enable RSSI low as the source of interrupt which the threshold is set by AM_R-SQ_RSSI_LO_THRESHOLD.

Property 0x3201. AM_RSQ_SNR_HI_THRESHOLD

Sets high threshold which triggers the RSQ interrupt if the SNR is above this threshold. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 127 dB.

Available in: All Default: 0x007F Units: dB Step: 1

Range: 0-127

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Name	0	0	0	0	0	0	0	0	0		SNRH[6:0]						

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0	SNRH	AM RSQ SNR High Threshold. Threshold which triggers the RSQ interrupt if the SNR goes above this threshold. Specified in units of dB in 1 dB steps (0–127). Default is 0 dB.

Property 0x3202. AM_RSQ_SNR_LO_THRESHOLD

Sets low threshold which triggers the RSQ interrupt if the SNR is below this threshold. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 0 dB.

Available in: All Default: 0x0000

Units: dB Step: 1

Range: 0-127

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0			S	NRL[6	:0]		

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0	SNRL	AM RSQ SNR Low Threshold. Threshold which triggers the RSQ interrupt if the SNR goes below this threshold. Specified in units of dB in 1 dB steps (0–127). Default is 0 dB.

Property 0x3203. AM_RSQ_RSSI_HI_THRESHOLD

AN332

Sets high threshold which triggers the RSQ interrupt if the RSSI is above this threshold. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 127 dB.

Available in: All Default: 0x007F Units: dBµV Step: 1

Range: 0-127

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	RSSIH[6:0]						

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0	RSSIH	AM RSQ RSSI High Threshold. Threshold which triggers the RSQ interrupt if the RSSI goes above this threshold. Specified in units of dBµV in 1 dB steps (0–127). Default is 0 dBµV.

Property 0x3204. AM_RSQ_RSSI_LO_THRESHOLD

Sets low threshold which triggers the RSQ interrupt if the RSSI is below this threshold. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 0 dB.

Available in: All Default: 0x0000 Units: dBµV Step: 1

Range: 0-127

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Name	0	0	0	0	0	0	0	0	0	RSSIL[6:0]							

Bit	Name	Function
15:7	Reserved	Always write to 0.
6:0		AM RSQ RSSI Low Threshold. Threshold which triggers the RSQ interrupt if the RSSI goes below this threshold. Specified in units of dBµV in 1 dB steps (0–127). Default is 0 dBµV.

Property 0x3300. AM_SOFT_MUTE_RATE

Sets the attack and decay rates when entering or leaving soft mute. The value specified is multiplied by 4.35 dB/s to come up with the actual attack rate. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default rate is 278 dB/s.

Available in: All Default: 0x0040

Actual Rate: SMRATE x 4.35

Units: dB/s Step: 1

Range: 1-255

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							5	SMRAT	E[15:0)]						

Bit	Name	Function
15:0		AM Soft Mute Rate. Determines how quickly the AM goes into soft mute when soft mute is enabled. The actual rate is calculated by taking the value written to the field and multiplying it with 4.35 dB/s. The default rate is 278 dB/s (SMRATE[15:0] = 0x0040).

Property 0x3400. AM_SEEK_BAND_BOTTOM

Sets the lower boundary for the AM band in kHz. This value is used to determine when the lower end of the AM band is reached when performing a seek. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 520 kHz (0x0208).

Available in: All Default: 0x0208 Units: kHz Step: 1 kHz

Valid Range: 149-23000 kHz

Recommended Range:

AM in US: 520–1710 kHz
 AM in Asia: 522–1710 kHz
 SW: 2300–23000 kHz
 LW: 153–279 kHz

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							AM	SKFR	EQL[1	5:0]						

Bit	Name	Function
15:0	·	AM Seek Band Bottom. Specify the lower boundary of the AM band when performing a seek. The seek either stops at this limit or wraps based on the parameters of AM_SEEK_START command that was issued to initiate a seek. The default value for the lower boundary of the AM band is 520 kHz.

Property 0x3401. AM_SEEK_BAND_TOP

Sets the upper boundary for the AM band in kHz. This value is used to determine when the higher end of the AM band is reached when performing a seek. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 1710 kHz (0x06AE).

Available in: All Default: 0x06AE

Note: Firmware 1.0 incorrectly reports 0x06B9 (1721 kHz) as default for AM_SEEK_BAND_TOP. After POWER_UP command is complete, set AM_SEEK_BAND_TOP to 0x06AE (1710 kHz) using the SET_PROPERTY command.

Units: kHz Step: 1 kHz

Valid Range: 149–23000 kHz

Recommended Range:

AM in US: 520–1710 kHz
 AM in Asia: 522–1710 kHz
 SW: 2300–23000 kHz
 LW: 153–279 kHz

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							AM	SKFRE	EQH[1	5:0]						

Bit	Name	Function
15:0		AM Seek Band Top. Specify the higher boundary of the AM band when performing a seek. The seek either stops at this limit or wraps based on the parameters of AM_SEEK_START command that was issued to initiate a seek. The default value for the upper boundary of the AM band is 1710 kHz.

Property 0x3402. AM_SEEK_FREQ_SPACING

Sets the frequency spacing for the AM Band when performing a seek. The frequency spacing determines how far the next tune is going to be from the currently tuned frequency. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default frequency spacing is 10 kHz.

Available in: All Default: 0x000A Units: kHz

Valid Values: 1 (1 kHz), 5 (5 kHz), 9 (9 kHz), and 10 (10 kHz).

Recommended Value:

AM in US: 10 (10 kHz)
 AM in Asia: 9 (9 kHz)
 SW: 5 (5 kHz)
 LW: 9 (9 kHz)

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	AMSKSPACE[3:0]			

Bit	Name	Function
15:4	Reserved	Always write to 0.
3:0		AM Seek Frequency Spacing. Sets the frequency spacing when performing a seek in the AM band. The default frequency spacing is 10 kHz.

Property 0x3403. AM_SEEK_TUNE_SNR_THRESHOLD

Sets the SNR threshold for a valid AM Seek/Tune. If the value is zero, then SNR is not used as a valid criteria when doing a seek for AM. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default threshold is 5 dB.

Available in: All Default: 0x0005

Units: dB Step: 1 Range: 0–63

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0		Α	MSKS	NR[5:0	0]	

Bit	Name	Function
15:6	Reserved	Always write to 0.
5:0		AM Seek/Tune SNR Threshold. SNR Threshold which determines if a valid channel has been found during Seek/Tune. Specified in units of dB in 1 dB steps (0–63). Default threshold is 5 dB.

Property 0x3404. AM_SEEK_TUNE_RSSI_THRESHOLD

Sets the RSSI threshold for a valid AM Seek/Tune. If the value is zero then RSSI is not used as a valid criteria when doing a seek for AM. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 25 dBµV.

Available in: All Default: 0x0019 Units: dBµV Step: 1 Range: 0–63

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0		Α	MSKR	SSI[5:0	0]	

Bit	Name	Function
15:6	Reserved	Always write to 0.
5:0	AMSKRSSI	AM Seek/Tune Received Signal Strength Threshold. RSSI Threshold which determines if a valid channel has been found during Seek/Tune. Specified in units of dBµV in 1 dBµV steps (0–63). Default threshold is 25 dBµV.

5.3. Commands and Properties for the Stereo Audio ADC Mode (Si4704/05/30/31)

The following two tables are the summary of the commands and properties for the Stereo Audio ADC component applicable to Si4704/05/30/31-D62.

Table 12. Stereo Audio ADC Mode Command Summary

Cmd	Name	Description	Devices
0x01	POWER_UP	Power-up device and mode selection. Modes include operational function and audio interface configuration	All
0x10	GET_REV	Returns the revision information on the device.	All
0x11	POWER_DOWN	Power-down device.	All
0x12	SET_PROPERTY	Sets the value of a property.	All
0x13	GET_PROPERTY	Retrieves a property's value.	All
0x14	GET_INT_STATUS	Read interrupt status bits.	All
0x15	PATCH_ARGS*	Reserved command used for patch file down-loads.	All
0x16	PATCH_DATA*	Reserved command used for patch file down-loads.	All
0x61	AUX_ASRC_START	Starts sampling rate conversion.	All
0x65	AUX_ASQ_STATUS	Reports audio signal quality metrics.	All
0x80	GPIO_CNTL	Configures GPO1, 2, and 3 as output or Hi-Z	All
0x81	GPIO_SET	Sets GPO1, 2, and 3 output level (low or high).	All

*Note: Commands PATCH_ARGS and PATCH_DATA are only used to patch firmware. For information on applying a patch file, see "7.2. Powerup from a Component Patch" on page 132.

Table 13. Stereo Audio ADC Mode Property Summary

Prop	Name	Description	Default	Available In
0x0001	GPO_IEN	Enables interrupt sources.	0x0000	All
0x0102	DIGITAL_OUTPUT_ FORMAT	Configure digital audio outputs.	0x0000	All
0x0104	DIGITAL_OUTPUT_ SAMPLE_RATE	Configure digital audio output sample rate.	0x0000	All
0x0201	REFCLK_FREQ	Sets the frequency of the reference clock in Hz. The range is 31130 to 34406 Hz.	0x8000	All
0x0202	REFCLK_PRESCALE	Sets prescaler value for the reference clock.	0x0001	All
0x6600	AUX_ASQ_INTER- RUPT_SOURCE	Configure ASQ Interrupt source.	0x0000	All

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	CTS	ERR	Х	Х	Х	Х	ASQINT	X

Bit	Name	Function							
7	CTS	Clear to Send.							
		= Wait before sending next command.							
		= Clear to send next command.							
6	ERR	rror.							
		O = No error							
		1 = Error							
5:2	Reserved	Values may vary.							
1	ASQINT	Audio Signal Quality Interrupt.							
		0 = Audio signal quality interrupt has not been triggered.							
		1 = Audio signal quality interrupt has been triggered.							
0	Reserved	Values may vary.							

5.3.1. Stereo Audio ADC Mode Commands

Command 0x01. POWER UP

Initiates the boot process to move the device from powerdown to powerup mode. The boot can occur from internal device memory or a system controller downloaded patch. To confirm that the patch is compatible with the internal device library revision, the library revision should be confirmed by issuing the POWER_UP command with FUNC = 15 (query library ID). The device returns the response, including the library revision, and then moves into powerdown mode. The device can then be placed in powerup mode by issuing the POWER_UP command with FUNC = 4 (AUX Input) and the patch may be applied (See Section "7.2. Powerup from a Component Patch" on page 132).

The POWER_UP command configures the state of LIN (pin 15) and RIN (pin 16) for analog audio inputs and GPO2/INT (pin 18) for interrupt operation. POWER_UP command also configures the state of GPO3/DCLK (pin 17), DFS (pin 14), and DOUT (pin 13) for digital audio mode. The command configures GPO2/INT interrupts (GPO2OEN) and CTS interrupts (CTSIEN). If both are enabled, GPO2/INT is driven high during normal operation and low for a minimum of 1 µs during the interrupt. The CTSIEN bit is duplicated in the GPO_IEN property. The command is complete when the CTS bit (and optional interrupt) is set.

Note: To change function (e.g. FM RX to AUX IN or AUX IN to AM RX), issue POWER_DOWN command to stop current function; then, issue POWER UP to start new function.

Note: Delay at least 500 ms between powerup command and first tune command to wait for the oscillator to stabilize if XOSCEN is set and crystal is used as the RCLK.

Available in: All

Command Arguments: Two

Response Bytes: None (FUNC = 0), Seven (FUNC = 15)

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
CMD	0	0	0	0	0	0	0	1		
ARG1	CTSIEN	CTSIEN GPO2OEN PATCH XOSCEN FUNC[3:0]								
ARG2		OPMODE[7:0]								

ARG	Bit	Name	Function
1	7	CTSIEN	CTS Interrupt Enable. 0 = CTS interrupt disabled. 1 = CTS interrupt enabled.
1	6	GPO20EN	GPO2 Output Enable. 0 = GPO2 output disabled. 1 = GPO2 output enabled.
1	5	PATCH	Patch Enable. 0 = Boot normally. 1 = Copy NVM to RAM, but do not boot. After CTS has been set, RAM may be patched.

ARG	Bit	Name	Function
1	4	XOSCEN	Crystal Oscillator Enable.
			 0 = Use external RCLK (crystal oscillator disabled). 1 = Use crystal oscillator (RCLK and GPO3/DCLK with external 32.768 kHz crystal and OPMODE=00000101). See Si47xx Data Sheet Application Schematic for external BOM details.
1	3:0	FUNC[3:0]	Function. 0-3 = Reserved. 4 = AUX IN. 5-14 = Reserved.
2	7:0	OPMODE[7:0]	Application Setting. 01011011 = Digital audio outputs (DCLK, DFS, DIO)

Response (FUNC = 4, AUX IN)

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	Х	Х	ASQINT	Х

Response (FUNC = 15, Query Library ID)

Bit	D7	D6	D5	D4	D3	D2	D1	D0				
STATUS	CTS	ERR	Х	Х	Х	Х	ASQINT	Х				
RESP1		PN[7:0]										
RESP2		FWMAJOR[7:0]										
RESP3		FWMINOR[7:0]										
RESP4				RE	SERVED[7	:0]						
RESP5				RE	SERVED[7	:0]						
RESP6		CHIPREV[7:0]										
RESP7		LIBRARYID[7:0]										

RESP	Bit	Name	Function
1	7:0	PN[7:0]	Final 2 digits of part number (HEX).
2	7:0	FWMAJOR[7:0]	Firmware Major Revision (ASCII).
3	7:0	FWMINOR[7:0]	Firmware Minor Revision (ASCII).
4	7:0	RESERVED[7:0]	Reserved, various values.
5	7:0	RESERVED[7:0]	Reserved, various values.
6	7:0	CHIPREV[7:0]	Chip Revision (ASCII).
7	7:0	LIBRARYID[7:0]	Library Revision (HEX).

Command 0x10. GET_REV

Returns the part number, chip revision, firmware revision, patch revision and component revision numbers. The command is complete when the CTS bit (and optional interrupt) is set. This command may only be sent when in powerup mode.

Available in: All

Command arguments: None

Response bytes: Fifteen (Si4705 only), Eight (Si4704/3x)

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	0	1	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	Х	Х	ASQINT	Х
RESP1	PN[7:0]							
RESP2	FWMAJOR[7:0]							
RESP3	FWMINOR[7:0]							
RESP4	PATCH _H [7:0]							
RESP5	PATCH _L [7:0]							
RESP6	CMPMAJOR[7:0]							
RESP7	CMPMINOR[7:0]							
RESP8	CHIPREV[7:0]							
RESP10	Reserved							
RESP11	Reserved							
RESP12	Reserved							
RESP13	Reserved							
RESP14	Reserved							
RESP15	CID[7:0] (Si4705 only)							

RESP	Bit	Name	Function
1	7:0	PN[7:0]	Final 2 digits of Part Number (HEX).
2	7:0	FWMAJOR[7:0]	Firmware Major Revision (ASCII).
3	7:0	FWMINOR[7:0]	Firmware Minor Revision (ASCII).
4	7:0	PATCH _H [7:0]	Patch ID High Byte (HEX).
5	7:0	PATCH _L [7:0]	Patch ID Low Byte (HEX).

6	7:0	CMPMAJOR[7:0]	Component Major Revision (ASCII).
7	7:0	CMPMINOR[7:0]	Component Minor Revision (ASCII).
8	7:0	CHIPREV[7:0]	Chip Revision (ASCII).
15	7:0	CID[7:0]	CID (Si4705 only).

Command 0x11. POWER_DOWN

Moves the device from powerup to powerdown mode. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode. Note that only the POWER_UP command is accepted in powerdown mode. If the system controller writes a command other than POWER_UP when in powerdown mode, the device does not respond. The device will only respond when a POWER_UP command is written. GPO pins are powered down and not active during this state. For optimal power down current, GPO2 must be either internally driven low through GPIO_CTL command or externally driven low.

Note: The following describes the state of all the pins when in powerdown mode:

GPIO1, GPIO2, and GPIO3 = 0 DOUT, DFS, RIN, LIN = HiZ

Available in: All

Command arguments: None Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	0	1	0	0	0	1

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	Х	Х	Х	Х

Command 0x12. SET_PROPERTY

Sets a property shown in Table 13, "Stereo Audio ADC Mode Property Summary," on page 104. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode. See Figure 25, "CTS and SET_PROPERTY Command Complete tCOMP Timing Model," on page 143 and Table 33, "Command Timing Parameters for the Stereo Audio ADC Mode," on page 145.

Available in: All

Command Arguments: Five Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
CMD	0	0	0	1	0	0	1	0			
ARG1	0	0	0	0	0	0	0	0			
ARG2		PROP _H [7:0]									
ARG3				PROF	P _L [7:0]						
ARG4		PROPD _H [7:0]									
ARG5				PROP	D _L [7:0]						

ARG	Bit	Name	Function
1	7:0	Reserved	Always write to 0.
2	7:0	PROP _H [7:0]	Property High Byte. This byte in combination with PROP _L is used to specify the property to modify.
3	7:0	PROP _L [7:0]	Property Low Byte. This byte in combination with PROP _H is used to specify the property to modify.
4	7:0	PROPD _H [7:0]	Property Value High Byte. This byte in combination with PROPD _L is used to set the property value.
5	7:0	PROPD _L [7:0]	Property Value Low Byte. This byte in combination with PROPD _H is used to set the property value.

Command 0x13. GET_PROPERTY

Gets a property as shown in Table 13, "Stereo Audio ADC Mode Property Summary," on page 104. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode.

Available in: All

Command arguments: Three Response bytes: Three

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
CMD	0	0	0	1	0	0	1	1			
ARG1	0	0	0	0	0	0	0	0			
ARG2		PROP _H [7:0]									
ARG3		PROP _L [7:0]									

ARG	Bit	Name	Function
1	7:0	Reserved	Always write to 0.
2	7:0	PROP _H [7:0]	Property High Byte. This byte in combination with PROP _L is used to specify the property to get.
3	7:0	PROP _L [7:0]	Property Low Byte. This byte in combination with PROP _H is used to specify the property to get.

Bit	D7	D6	D5	D4	D3	D2	D1	D0				
STATUS	CTS	ERR	Х	Х	Х	Х	ASQINT	Х				
RESP1	0	0	0	0	0	0	0	0				
RESP2		PROPD _H [7:0]										
RESP3	PROPD _L [7:0]											

RESP	Bit	Name	Function
1	7:0	Reserved	Always returns 0.
2	7:0	PROPD _H [7:0]	Property Value High Byte. This byte in combination with PROPD _L represents the requested property value.
3	7:0	PROPD _L [7:0]	Property Value High Byte. This byte in combination with PROPD _H represents the requested property value.

Command 0x14. GET_INT_STATUS

Updates bits 6:0 of the status byte. This command should be called after any command that sets the ASQINT bit. When polling this command should be periodically called to monitor the STATUS byte, and when using interrupts, this command should be called after the interrupt is set to update the STATUS byte. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be set when in powerup mode.

Available in: All

Command arguments: None Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	0	0	1	0	1	0	0

Response

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	Х	Х	ASQINT	Х

Command 0x61. AUX_ASRC_START

Starts sample rate conversion in signal processing module. The CTS bit (and optional interrupt) is set when it is safe to send the next command. The ERR bit (and optional interrupt) is set if an invalid argument is sent. Note that only a single interrupt occurs if both the CTS and ERR bits are set. This command may only be sent when in powerup mode.

Available in: All

Command arguments: One Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	1	1	0	0	0	0	1

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	Х	Х	ASQINT	Х

Command 0x65. AUX_ASQ_STATUS

Returns status information about audio signal quality. The command returns the input signalLEVEL. This command can be used to detect if a signal overload condition is present indicated by OVERLOADINT. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode.

Available in: All

Command arguments: One Response bytes: Three

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	0	1	1	0	0	1	0	1
ARG1	0	0	0	0	0	0	0	INTACK

ARG	Bit	Name	Function
1	0		Interrupt Acknowledge. 0 = Interrupt status preserved. 1 = Clears ASQINT

Bit	D7	D6	D5	D4	D3	D2	D1	D0					
STATUS	CTS	ERR	Х	Х	Х	Х	ASQINT	Х					
RESP1	Х	Х	Х	Х	Х	Х	Х	OVERLOADINT					
RESP2	Х	Х	Х	Х	Х	Х	Х	OVERLOAD					
RESP3		LEVEL[7:0]											

RESP	Bit	Name	Function
1	0	OVERLOADINT	Audio Signal Overload Interrupt. 0 = Audio Input Signal overload has not been detected. 1 = Audio Input Signal overload has been detected.
2	0	OVERLOAD	Audio Signal Overload. 0 = Audio Input Signal overload is not present. 1 = Audio Input Signal overload is present.
3	7:0	LEVEL[7:0]	Audio Input Signal Level. Line input audio level indicator in FS. Range: –128 to 127

Command 0x80. GPIO_CTL

Enables output for GPO1, 2, and 3. GPO1, 2, and 3 can be configured for output (Hi-Z or active drive) by setting the GPO10EN, GPO20EN, and GPO30EN bit. The state (high or low) of GPO1, 2, and 3 is set with the GPIO_SET command. To avoid excessive current consumption due to oscillation, GPO pins should not be left in a high impedance state. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This command may only be sent when in powerup mode. The default is all GPO pins set for high impedance.

Note: The use of GPO2 as an interrupt pin and/or the use of GPO3 as DCLK digital clock input will override this GPIO_CTL function for GPO2 and/or GPO3 respectively.

Available in: All

Command arguments: One Response bytes: None

Command

Bit	D7	D6	D5	D4	D3	D2	D1	D0
CMD	1	0	0	0	0	0	0	0
ARG1	0	0	0	0	GPO30EN	GPO20EN	GPO10EN	0

ARG	Bit	Name	Function
1	7:4	Reserved	Always write 0.
1	3	GPO30EN	GPO3 Output Enable. 0 = Output Disabled (Hi-Z) (default). 1 = Output Enabled.
1	2	GPO2OEN	GPO2 Output Enable. 0 = Output Disabled (Hi-Z) (default). 1 = Output Enabled.
1	1	GPO10EN	GPO1 Output Enable. 0 = Output Disabled (Hi-Z) (default). 1 = Output Enabled.
1	0	Reserved	Always write 0.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	X	X	X	Х	ASQINT	Х

Command 0x81. GPIO_SET

Sets the output level (high or low) for GPO1, 2, and 3. GPO1, 2, and 3 can be configured for output by setting the GPO10EN, GPO20EN, and GPO30EN bit in the GPI0_CTL command. To avoid excessive current consumption due to oscillation, GPO pins should not be left in a high impedance state. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is all GPO pins set for high impedance.

Available in: All

Command arguments: One Response bytes: None

Command

Bit	D7	D6	D5	D4	D4 D3		D1 D1	
CMD	1	0	0	0	0	0	0	1
ARG1	0	0	0	0	GP03LEVEL	GPO2LEVEL	GPO1LEVEL	0

ARG	Bit	Name	Function
1	7:4	Reserved	Always write 0.
1	3	GPO3LEVEL	GPO3 Output Level. 0 = Output low (default). 1 = Output high.
1	2	GPO2LEVEL	GPO2 Output Level. 0 = Output low (default). 1 = Output high.
1	1	GPO1LEVEL	GPO1 Output Level. 0 = Output low (default). 1 = Output high.
1	0	Reserved	Always write 0.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	CTS	ERR	Х	Х	Х	Х	ASQINT	Х

5.3.2. Stereo Audio ADC Mode Properties

Property 0x0001. GPO_IEN

Configures the sources for the GPO2/\overline{\text{INT}} interrupt pin. Valid sources are the lower 8 bits of the STATUS byte, including CTS, ERR, and ASQINT bits. The corresponding bit is set before the interrupt occurs. The CTS bit (and optional interrupt) is set when it is safe to send the next command. The CTS interrupt enable (CTSIEN) can be set with this property and the POWER_UP command. The state of the CTSIEN bit set during the POWER_UP command can be read by reading this property and modified by writing this property. This property may only be set or read when in powerup mode.

Available in: All Default: 0x0000

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	ASQIEN	0	CTSIEN	ERRIEN	0	0	0	0	ASQIEN	0

Bit	Name	Function
15:10	Reserved	Always write to 0.
9	ASQREP	ASQ Interrupt Repeat. 0 = No interrupt generated when ASQINT is already set (default). 1 = Interrupt generated even if ASQINT is already set.
8	Reserved	Always write to 0.
7	CTSIEN	CTS Interrupt Enable. After PowerUp, this bit reflects the CTSIEN bit in ARG1 of PowerUp Command. 0 = No interrupt generated when CTS is set. 1 = Interrupt generated when CTS is set.
6	ERRIEN	ERR Interrupt Enable. 0 = No interrupt generated when ERR is set (default). 1 = Interrupt generated when ERR is set.
5:2	Reserved	Always write to 0.
1	ASQIEN	ASQ Interrupt Enable. 0 = No interrupt generated when ASQINT is set (default). 1 = Interrupt generated when ASQINT is set.
0	Reserved	Always write to 0.

Property 0x0102. DIGITAL_OUTPUT_FORMAT

Configures the digital audio output format. Configuration options include DCLK edge, data format, force mono, and sample precision.

Available in: All Default: 0x0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	0	0	OFALL	0	MOE)E[3	:0]	OMONO	OSIZ	E[1:0]

Bit	Name	Function
15:8	Reserved	Always write to 0.
7	OFALL	Digital Output DCLK Edge. 0 = use DCLK rising edge 1 = use DCLK falling edge
6:3	OMODE[3:0]	Digital Output Mode. 0000 = I ² S 0110 = Left-justified 1000 = MSB at second DCLK after DFS pulse 1100 = MSB at first DCLK after DFS pulse
2	OMONO	Digital Output Mono Mode. 0 = Use mono/stereo blend (per blend thresholds) 1 = Force mono
1:0	OSIZE[1:0]	Digital Output Audio Sample Precision. 0 = 16-bits 1 = 20-bits 2 = 24-bits 3 = 8-bits

Property 0x0104. DIGITAL_OUTPUT_SAMPLE_RATE

Enables digital audio output and configures digital audio output sample rate in samples per second (sps). When DOSR[15:0] is 0, digital audio output is disabled. The over-sampling rate must be set in order to satisfy a minimum DCLK of 1 MHz. To enable digital audio output, program DOSR[15:0] with the sample rate in samples per second. The system controller must establish DCLK and DFS prior to enabling the digital audio output else the device will not respond and will require reset. The sample rate must be set to 0 before the DCLK/DFS is removed.

Available in: All

Default: 0x0000 (digital audio output disabled)

Units: sps

Range: 32-48 ksps, 0 to disable digital audio output

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DOSF	R[15:0]							

Bit	Name	Function
15:0		Digital Output Sample Rate. 32, 44.1, and 48 ksps. 0 to disable digital audio output.

Property 0x0201. REFCLK_FREQ

Sets the frequency of the REFCLK from the output of the prescaler. The REFCLK range is 31130 to 34406 Hz (32768 ±5% Hz) in 1 Hz steps, or 0 (to disable AFC). For example, an RCLK of 13 MHz would require a prescaler value of 400 to divide it to 32500 Hz REFCLK. The reference clock frequency property would then need to be set to 32500 Hz. RCLK frequencies between 31130 Hz and 40 MHz are supported, however, there are gaps in frequency coverage for prescaler values ranging from 1 to 10, or frequencies up to 311300 Hz. The following table summarizes these RCLK gaps.




Figure 11. REFCLK Prescaler

Table 14. RCLK Gaps

Prescaler	RCLK Low (Hz)	RCLK High (Hz)
1	31130	34406
2	62260	68812
3	93390	103218
4	124520	137624
5	155650	172030
6	186780	206436
7	217910	240842
8	249040	275248
9	280170	309654
10	311300	344060

The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 32768 Hz.

The RCLK must be valid 10 ns before sending and 20 ns after completing the AUX_ASRC_START command. In addition, the RCLK must be valid at all times for proper AFC operation. The RCLK may be removed or reconfigured at other times.

Available in: All

Default: 0x8000 (32768)

Units: 1 Hz Step: 1 Hz

Range: 31130-34406

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							R	EFCL	KF[15:0	0]						

Bit	Name	Function
15:0	REFCLKF[15:0]	Frequency of Reference Clock in Hz.
		The allowed REFCLK frequency range is between 31130 and 34406 Hz (32768
		±5%), or 0 (to disable AFC).

Property 0x0202. REFCLK_PRESCALE

Sets the number used by the prescaler to divide the external RCLK down to the internal REFCLK. The range may be between 1 and 4095 in 1 unit steps. For example, an RCLK of 13 MHz would require a prescaler value of 400 to divide it to 32500 Hz. The reference clock frequency property would then need to be set to 32500 Hz. The RCLK must be valid 10 ns before sending and 20 ns after completing the AUX_ASRC_START command. In addition, the RCLK must be valid at all times for proper AFC operation. The RCLK may be removed or reconfigured at other times. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 1.

Available in: All Default: 0x0001

Step: 1

Range: 1-4095

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	RCLK- SEL					R	EFCLI	KP[11:	0]				

Bit	Name	Function
15:13	Reserved	Always write to 0.
12	RCLKSEL	0 = RCLK pin is clock source. 1 = DCLK pin is clock source.
11:0	REFCLKP[11:0]	Prescaler for Reference Clock. Integer number used to divide clock frequency down to REFCLK frequency. The allowed REFCLK frequency range is between 31130 and 34406 Hz (32768 5%), or 0 (to disable AFC).

Property 0x6600. AUX_ASQ_INTERRUPT_SOURCE

Configures interrupt related to Audio Signal Quality metrics. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 0.

Available in: All Default: 0x0000

Bit	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name							0X0	000								OVER LOADINT

Bit	Name	Function
15:2	Reserved	Always write to 0.
1:0	OVERLOADINT	Interrupt Source Enable: Overload 0 = Disable audio signal overload detection interrupt 1 = Enable audio signal overload detection interrupt

6. Control Interface

The bus mode is selected by sampling the state of the GPO1 and GPO2/INT pins on the rising edge of \overline{RST} . The GPO1 pin includes a 1 M Ω internal pull-up resistor that is connected while \overline{RST} is low, and the GPO2/INT pin includes an internal 1 M Ω pull-down resistor that is connected while the \overline{RST} pin in low. Therefore, it is only necessary for the system controller to actively drive pins if a mode other than the default 2-wire mode is required, as shown in Table 15. After bus mode selection is complete, the device is placed in powerdown mode. The minimum setup time for GPO1 and GPO2 before \overline{RST} = 1 is 30 ns when actively driven by the system controller and 100 µs if the internal 1 M Ω resistor is allowed to set the default GPO1 (high) and GPO2 (low).

Bus Mode	GPO2/INT	GPO1
3-wire	0	0 (must drive)
SPI	1 (must drive)	1
2-wire	0	1

Table 15. Bus Mode Selection

In powerdown mode, all circuitry is disabled except for the device control interface. The device comes out of powerdown mode when the POWER_UP command is written to the command register. Once in powerup mode, the device accepts additional commands, such as tuning, and the setting of properties, such as power level. The device will not accept commands while in powerdown mode, with the exception of the powerup command. If the system controller writes a command other than POWER_UP when in powerdown mode, the device does not respond, and a reset is required.

Setting the RST pin low places the device in reset mode. In reset mode, all circuitry is disabled including the device control interface; registers are set to their default settings, and the control bus is disabled.

6.1. 2-Wire Control Interface Mode

Figures 12 and 13 show the 2-wire Control Interface Read and Write Timing Parameters and Diagrams, respectively.




Figure 12. 2-wire Control Interface Read and Write Timing Parameters




Figure 13. 2-wire Control Interface Read and Write Timing Diagram

2-wire bus mode uses only the SCLK and SDIO pins for signaling. A transaction begins with the START condition, which occurs when SDIO falls while SCLK is high. Next, the system controller drives an 8-bit control word serially on SDIO, which is captured by the device on rising edges of SCLK. The control word consists of a seven-bit device address followed by a read/write bit (read = 1, write = 0). The device acknowledges the control word by driving SDIO low on the next falling edge of SCLK.

Although the device responds to only a single device address, this address can be changed with the \overline{SEN} pin (note that the \overline{SEN} pin is not used for signaling in 2-wire mode). When \overline{SEN} = 0, the seven-bit device address is 0010001b. When \overline{SEN} = 1, the address is 1100011b.

For write operations, the system controller next sends a data byte on SDIO, which is captured by the device on rising edges of SCLK. The device acknowledges each data byte by driving SDIO low for one cycle on the next falling edge of SCLK. The system controller may write up to 8 data bytes in a single 2-wire transaction. The first byte is a command, and the next seven bytes are arguments. **Writing more than 8 bytes results in unpredictable device behavior.**

For read operations, after the device has acknowledged the control byte, it will drive an eight-bit data byte on SDIO, changing the state of SDIO on the falling edges of SCLK. The system controller acknowledges each data byte by driving SDIO low for one cycle on the next falling edge of SCLK. If a data byte is not acknowledged by the system controller, the transaction will end. The system controller may read up to 16 data bytes in a single 2-wire transaction. These bytes contain the status byte and response data from the device.

A 2-wire transaction ends with the STOP condition, which occurs when SDIO rises while SCLK is high.

Table 16 demonstrates the command and response procedure implemented in the system controller to use the 2-wire bus mode. In this example the FM_TUNE_FREQ command is demonstrated.

Action	Data	Description
CMD	0x20	FM_TUNE_FREQ
ARG1	0x00	
ARG2	0x27	Set frequency to 101.1 MHz
ARG3	0x7E	
ARG4	0x00	Set antenna tuning capacitor to auto
STATUS	→0x80	Reply status. Clear-to-send high.

Table 16. Command and Response Procedure (2-Wire Bus Mode)

To send the FM_TUNE_FREQ command and arguments, the system controller sends the START condition, followed by the 8-bit control word, which consists of a seven-bit device address (0010001b $\overline{SEN} = 0$ or 1100011b $\overline{SEN} = 1$) and the write bit (0b) indicated by ADDR+W = 00100010b = 0x22. In this example, $\overline{SEN} = 0$ resulting in the control word ADDR+W = 00100010b = 0x22. If instead $\overline{SEN} = 1$, the resulting control word would be ADDR+W = 11000110b = 0xC6. The device acknowledges the control word by setting SDIO = 0, indicated by ACK = 0. The system controller then sends the CMD byte, 0x20, and again the device acknowledges by setting ACK = 0. The system controller and device repeat this process for the ARG1, ARG2, and ARG3 bytes. Commands may take up to seven argument bytes, and this flexibility should be designed into the 2-wire bus mode implementation. Alternatively, all seven argument bytes may be sent for all commands, but unusual arguments must be 0x00. **Unpredictable device behavior will result if more than seven arguments are sent.**

START	ADDR+W	ACK	CMD	ACK	ARG1	ACK	ARG2	ACK	ARG3	ACK	ARG4	ACK	STOP
START	0x22	0	0x20	0	0x00	0	0x27	0	0x7E	0	0x00	0	STOP

To read the status and response from the device, the system controller sends the START condition, followed by the eight-bit control word, which consists of the seven bit device address and the read bit (1b). In this example, $\overline{SEN} = 0$ and the write control word is ADDR+R = 00100011b = 0x23. If $\overline{SEN} = 1$, the write control word would be ADDR+R = 11000111b = 0xC7. The device acknowledges the control word by setting ACK = 0. Next the system controller reads the STATUS byte. In this example, the STATUS byte is 0x00, indicating that the CTS bit, bit 8, has not been set. The response bytes are not ready for reading and that the device is not ready to accept another command. The system controller sets SDIO = 1, indicated by NACK = 1, to signal to the device the 2-wire transfer will end. The system controller should set the STOP condition. This process is repeated until the STATUS byte indicates that CTS bit is set, 0x80 in this example.

START	ADDR+R	ACK	STATUS	NACK	STOP
START	0x23	0	0x00	1	STOP

When the STATUS byte returns CTS bit set, 0x80 in this example, the system controller may read the response bytes from the device. The controller sets ACK = 0 to indicate to the device that additional bytes will be read. The RESP1 byte is read by the system controller, followed by the system controller setting ACK = 0. This is repeated for RESP2. RESP3 is read by the system controller followed by the system controller setting NACK = 1, indicating that RESP3 is the last byte to be read. The system controller then sets the STOP condition. Responses may be up to 15 bytes in length (RESP1–RESP15) depending on the command. It is acceptable to read all 15 response bytes. However, unused response bytes return random data and must be ignored. Note that the FM_TUNE_FREQ command returns only the STATUS byte and response bytes are shown only for completeness.

START	ADDR+R	ACK	STATUS	ACK	RESP1	ACK	RESP2	ACK	RESP3	NACK	STOP
START	0x23	0	0x80	0	0x00	0	0x00	0	0x00	1	STOP

6.2. 3-Wire Control Interface Mode

Figures 14 and 15 show the 3-wire Control Interface Read and Write Timing Parameters and Diagrams, respectively.




Figure 14. 3-Wire Control Interface Write Timing Parameters




Figure 15. 3-Wire Control Interface Read Timing Parameters

3-wire bus mode uses the SCLK, SDIO and SEN pins. A transaction begins when the system controller drives SEN low. Next, the system controller drives a 9-bit control word on SDIO, which is captured by the device on rising edges of SCLK. The control word is comprised of a three bit chip address (A7:A5 = 101b), a read/write bit (write = 0, read = 1), the chip address (A4 = 0), and a four bit register address (A3:A0).

For write operations, the control word is followed by a 16-bit data word, which is captured by the device on rising edges of SCLK.

For read operations, the control word is followed by a delay of one-half SCLK cycle for bus turn-around. Next, the device drives the 16-bit read data word serially on SDIO, changing the state of SDIO on each rising edge of SCLK. A transaction ends when the system controller sets \overline{SEN} = 1, then pulses SCLK high and low one final time. SCLK may either stop or continue to toggle while \overline{SEN} is high. In 3-wire mode, commands are sent by first writing each argument to register(s) 0xA1–0xA3, then writing the command word to register 0xA0. A response is retrieved by reading registers 0xA8–0xAF.

Table 17. Register Map for 3-Wire Mode

3w Addr	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
A0h	COMMAND1		,			CMD	•		•				AR	G1			
A1h	COMMAND2		ARG2								AR	G3					
A2h	COMMAND3					ARG4							AR	G5			
A3h	COMMAND4					ARG6							AR	G7			
A4h	Reserved1				R	eserved							Rese	erved			
A5h	Reserved2		Reserved								Rese	erved					
A6h	Reserved3		Reserved								Rese	erved					
A7h	Reserved4				R	eserved							Rese	erved			
A8h	STATUS/ RESPONSE1	CTS	ERR			RSDIN T	RDSIN T	ASQIN T	STCIN T				RE:	SP1			
A9h	RESPONSE2		,		F	RESP2	•		•				RE:	SP3			
AAh	RESPONSE3				F	RESP4							RE:	SP5			
ABh	RESPONSE4				F	RESP6							RE:	SP7			
ACh	RESPONSE5		RESP8								RE:	SP9					
ADh	RESPONSE6		RESP10								RES	SP11					
AEh	RESPONSE7		RESP12								RES	SP13					
AFh	RESPONSE8				R	ESP14							RES	SP15			

In 3-wire mode, the control registers are accessed as 16-bit entities (2 byte). In Table 17, the full 8-bit 3-wire address is shown, including the chip's fixed base address (A7:A4 = 1010b). The first two bytes in a command stream uses register COMMAND1. The CMD byte occupies register COMMAND1[15:8], while ARG1 occupies register COMMAND1[7:0]. Commands with an odd number of bytes must have the lower 8 bits of the register containing the final argument byte filled with 0x00. Registers which are not specified by the command must either not be written, or must be filled with 0x0000 (user's discretion). Writing register COMMAND1 causes the command to execute. As a consequence, all registers containing applicable argument bytes must be written (in any order) prior to writing register COMMAND1. For example, when sending the SET PROPERTY command, write registers COMMAND2..COMMAND3 first, then register COMMAND1. Note that ARG1 is part of register COMMAND1 and must be written at the same time as CMD. The contents of registers STATUS/RESPONSE1..RESPONSE8 are not valid until the CTS bit (STATUS/RESPONSE1[15]) is set. RESPONSE1[13:8] is updated after sending the GET INT STATUS command. Response bytes which are not specified in the response byte stream are not guaranteed to be 0x00 and should be ignored. For example, GET PROPERTY has 4 bytes of response data in registers RESPONSE1..RESPONSE2. The contents of registers RESPONSE3..RESPONSE8 are meaningless and not guaranteed to be 0x0000. Likewise, for commands which have an odd number of response bytes, or a single status byte, the least significant byte (bits 7:0) of the final register is meaningless, and not guaranteed to be 0x00.

Table 18 demonstrates the command and response procedure implemented in the system controller to use the 3-wire bus mode. In this example the FM_TUNE_FREQ command is demonstrated.

Table 18. Command and Response Procedure (3-Wire Bus Mode)

Action	Data	Description
CMD	0x20	FM_TUNE_FREQ.
ARG1	0x00	
ARG2	0x27	Set Frequency to 101.1 MHz
ARG3	0x7E	
ARG4	0x00	Set antenna tuning capacitor to auto.
STATUS	→0x80	Reply Status. Clear-to-send high.

To send the FM_TUNE_FREQ command and arguments, the system controller sets $\overline{SEN} = 0$. Next, the controller drives the 9-bit control word on SDIO, consisting of the device address (A7:A5 = 101b), the write bit (0b), the device address (A4 = 0), and the register address for the COMMAND2 register (A3:A0 = 0001b). The control word is followed by a 16-bit data word, consisting of ARG2 followed by ARG3. The system controller then sets $\overline{SEN} = 1$ and pulses the SCLK high and then low one final time. For commands requiring additional arguments, in the COMMAND3 (ARG4, ARG5) and COMMAND4 (ARG6, ARG7) registers, the system controller would send these next.

SEN	CTL	ARG2	ARG3	SEN	SCLK
1 → 0	101000001b	0x27	0x7E	$0 \rightarrow 1$	Pulse

Next the system controller initiates the command by setting $\overline{\text{SEN}} = 0$ and driving the 9-bit control word on SDIO, consisting of the device address (A7:A5 = 101b), the write bit (0b), the device address (A4 = 0), and the register address for the COMMAND1 register (A3:A0 = 0000b). The control word is followed by a 16-bit data word, consisting of the CMD byte followed by ARG1 byte. The system controller then sets $\overline{\text{SEN}} = 1$ and pulses the SCLK high and then low one final time.

SEN	CTL	CMD	ARG1	SEN	SCLK
1 → 0	101000000b	0x20	0x00	$0 \rightarrow 1$	Pulse

To read the status and response from the device, the system controller sets \overline{SEN} = 0. Next, the controller drives the 9-bit control word 101101000b on SDIO, consisting of the device address (A7:A5 = 101b), the read bit (1b), the device address (A4 = 0), and the register address for the STATUS/RESPONSE1 register (A3:A0 = 1000b). The control word is followed by a 16-bit data word, consisting of STATUS followed by RESPONSE1. The system controller then sets \overline{SEN} = 1 and pulses the SCLK high and then low one final time. In this example, the STATUS byte is 0x00, indicating that the CTS bit, bit 8, has not been set and that the response bytes are not ready for reading and that the device is not ready to accept another command. RESP1 will be random until the CTS bit is set. This process should be repeated until the STATUS byte indicates that CTS bit is set, 0x80 in this example.

SEN	CTL	STATUS	RESP1	SEN	SCLK
1 → 0	101101000b	0x00	0x00	0 → 1	Pulse

When the STATUS byte indicates that the CTS bit has been set, 0x80 in this example, the system controller may read the RESPONSE bytes from the device in any order.

SEN	CTL	STATUS	RESP1	SEN	SCLK
1 → 0	101101000b	0x80	0x00	$0 \rightarrow 1$	Pulse

6.3. SPI Control Interface Mode

Figures 16 and 17 show the SPI Control Interface Read and Write Timing Parameters and Diagrams, respectively.




Figure 16. SPI Control Interface Write Timing Parameters




Figure 17. SPI Control Interface Read Timing Parameters

SPI bus mode uses the SCLK, SDIO and SEN pins for read/write operations. The system controller can choose to receive read data from the device on either SDIO or GPO1. A transaction begins when the system controller drives SEN = 0. The system controller then pulses SCLK eight times, while driving an 8-bit control byte serially on SDIO. The device captures the data on rising edges of SCLK. The control byte must have one of five values:

- 0x48 = write a command (controller drives 8 additional bytes on SDIO)
- 0x80 = read a response (device drives one additional byte on SDIO)
- 0xC0 = read a response (device drives 16 additional bytes on SDIO)
- 0xA0 = read a response (device drives one additional byte on GPO1)
- 0xE0 = read a response (device drives 16 additional bytes on GPO1)

For write operations, the system controller must drive exactly 8 data bytes (a command and arguments) on SDIO after the control byte. The data is captured by the device on the rising edge of SCLK.

For read operations, the controller must read exactly one byte (STATUS) after the control byte or exactly 16 data bytes (STATUS and RESP1–RESP15) after the control byte. The device changes the state of SDIO (or GPO1, if specified) on the falling edge of SCLK. Data must be captured by the system controller on the rising edge of SCLK. Keep SEN low until all bytes have transferred. A transaction may be aborted at any time by setting SEN high and

toggling SCLK high and then low. Commands will be ignored by the device if the transaction is aborted.

Table 19 demonstrates the command and response procedure that would need to be implemented in the system controller to use the SPI bus mode. In this example the FM TUNE FREQ command is demonstrated.

Table 19. Command and Response Procedure—SPI Bus Mode

Action	Data	Description
CMD	0x20	FM_TUNE_FREQ
ARG1	0x00	
ARG2	0x27	Set frequency to 101.1 MHz
ARG3	0x7E	
ARG4	0x00	Set antenna tuning capacitor to auto.
STATUS	→0x80	Reply Status. Clear-to-send high.

To send the FM_TUNE_FREQ command and arguments, the system controller sets $\overline{SEN} = 0$, sends the control byte 0x48, followed by the CMD byte and seven argument bytes, ARG1-ARG7, followed by setting $\overline{SEN} = 1$. Note that all seven argument bytes must be sent by the controller or the command will fail. Unused arguments must be written as 0x00.

SEN	CTL	CMD	ARG1	ARG2	ARG3	ARG4	ARG5	ARG6	ARG7	SEN
1 → 0	0x48	0x20	0x00	0x27	0x7E	0x00	0x00	0x00	0x00	0 → 1

To read the status and response from the device, the system controller sets $\overline{SEN} = 0$ and sends the control byte 0x80 to read the response on SDIO (or the control byte 0xA0 to read the response on GPO1). Next the system controller reads the STATUS byte. In this example, the STATUS byte is 0x00, indicating that the CTS bit, bit 8, has not been set and that the response bytes are not ready for reading. The device is not ready to accept another command. The system controller sets $\overline{SEN} = 1$ to end the transfer. This process should be repeated until the STATUS byte indicates that CTS bit is set, 0x80 in this example.

SEN	CTL	STATUS	SEN
1 → 0	0x80	0x00	0 → 1

When the STATUS byte indicates that the CTS bit has been set, 0x80 in this example, the system controller may read the response bytes from the device. To read the status and response from the device, the system controller sets $\overline{\text{SEN}} = 0$ and sends the control byte 0xC0 to read the response on SDIO (or the control byte 0xE0 to read the response on GPO1). Note that all 16 response bytes must be read from the device. Unused response bytes are random and should be ignored. Note that the FM_TUNE_FREQ command returns only the STATUS byte and RESP1–RESP15 bytes are shown only for completeness.

SEN	CTL	STATUS	RESP1	RESP2	RESP3	RESP4	RESP5	RESP6	RESP7	RESP8	RESP9	RESP10	RESP11	RESP12	RESP13	RESP14	RESP15	SEN
1 → 0	0xC0	0x80	0x00	0x00	0x00	0x00	0x00	0x00	0 → 1									

7. Powerup

There are two procedures for booting the device to move it from powerdown mode to the powerup mode. The first and most common is a boot from internal device memory. The second is a boot from a firmware patch that is written from the system controller to the device.

To power up the device:

- 1. Supply VDD and VIO while keeping the RST = 0. The minimum VDD and VIO rise time is 25 μ s, and VDD and VIO must be stable 250 μ s before setting $\overline{RST} = 1$. Power supplies may be sequenced in any order. RST is in the VIO supply domain and therefore RST = 0 must be maintained before VIO is supplied.
- 2. Set GPO1 and GPO2 for the desired bus mode. The minimum setup time for GPO1 and GPO2 before RST = 1 is 30 ns when actively driven by the system controller and 100 μ s if the internal 1 M Ω resistor is allowed to set the default GPO1 (high) and GPO2 (low).
- 3. Set $\overline{RST} = 1$.
- 4. Write POWER UP to the command register. The POWER UP command instructs the device to boot from internal memory, see Section "7.1. Powerup from Device Memory", or from a firmware patch sent from the system controller, see Section "7.2. Powerup from a Component Patch". After CTS = 1, the device is ready to commence normal operation and accept additional commands. The POWER UP command configures the state of DIN (Pin 13, Si4732 Pin 16), DFS (Pin 14, Si4732 pin 1), and RIN (Pin 16 on Si4704/05/3x-D62) and LIN (Pin 15 on Si4704/05/3x-D62) for analog or

digital audio modes and GPO2/INT for interrupt operation. Prior to this command, these pins are set to high impedance. The GPIO CTL and GPIO SET commands configure the state of GPO2/INT and GPO3. Prior to this command these pins are set to high impedance.

5. Provide RCLK.

Note that the RCLK buffer is in the VIO supply domain and may therefore be supplied at any time after VIO is supplied. The RCLK must be valid 10 ns before any command that enables the receiver, such as the FM TUNE FREQ command, and for 10 ns after any command that disables the carrier, such as the TX TUNE POWER command with a value of 0x00. The RCLK is required for proper AGC operation when the carrier is enabled. The RCLK may be removed or reconfigured when the carrier is disabled.




Figure 18. Device Power Up Timing

7.1. Powerup from Device Memory

Table 20. Using the POWER_UP command for the FM Receiver

Action	Data	Description	
CMD	0x01	POWER_UP	
ARG1	0x00	Set to FM Receive.	
ARG2	0x05	Set to Analog Out.	
STATUS	→0x80	Reply Status. Clear-to-send high.	

- 1. Send the POWER_UP command by writing the CMD field with value 0x01.
- 2. Send ARG1, 0x00 (no patch, CTS and GPO2 interrupts disabled, FM receive selected). Optionally various interrupts such as the CTS interrupt can be enabled by varying this argument, see Section "5. Commands and Properties".
- 3. Send ARG2, 0x05 (analog output is selected)
- 4. Poll the CTS bit until it has been set high, or until a CTS interrupt is received (if CTS interrupt is enabled).

Table 21. Using the POWER_UP Command for the AM/SW/LW Receiver

Action	Data	Description	
CMD	0x01	POWER_UP	
ARG1	0x01	Set to AM/SW/LW Receive.	
ARG2	0x05	Set to Analog Out.	
STATUS	→0x80	Reply Status. Clear-to-send high.	

- 1. Send the POWER_UP command by writing the CMD field with value 0x01.
- 2. Send ARG1, 0x01 (no patch, CTS and GPO2 interrupts disabled, AM/SW/LW receive selected). Optionally various interrupts such as the CTS interrupt can be enabled by varying this argument, see Section "5. Commands and Properties".
- 3. Send ARG2, 0x05 (analog output selected)
- 4. Poll the CTS bit until it has been set high, or until a CTS interrupt is received (if CTS interrupt is enabled).

7.2. Powerup from a Component Patch

The device has the ability to receive component patches from the system controller to modify sections or all of the device memory.

7.2.1. Patching Capabilities

In order to support interim updates to the device component, patches can be applied to the component by the system controller via a download mechanism. Patches can be provided by Skyworks Solutions to customers to address field issues, errata, or adjust device behavior. Patches are unique to a particular device firmware version and cannot be generated by customers.

Patches can be used to replace a portion of the component (to address errata for example) or to download an entirely new component image (to allow a customer to test a new component release on their device prior to receiving programmed parts).

Patches are tagged with a unique identification to allow them to be tracked and are encrypted requiring the customer to use a tag when downloading to allow the Si47xx to decrypt the patch.

Prior to downloading a partial patch, the user must confirm that the device contains the correct firmware and library to support the patch.

7.2.1.1. Examples

For a programmatic indication, the POWER_UP command can be used to confirm the device library and firmware version. For a visual indication, the marking on the device can be used to confirm the firmware version. Tables 22 through 24 summarize the library and firmware mapping and compatibility.

Table 22. Si4704/05 Firmware, Library, and Component Compatibility

Part #	Firmware	Library	FMRX Component	AUXIN Component
Si4704/05-D50	5.0	R11	7.0	N/A
Si4704/05-D60	6.0	R11	7.0	N/A
Si4704/05-D62	6.2	R11	7.0	1.0

Table 23. Si4706 Firmware, Library, and Component Compatibility

Part #	Firmware	Library	FMRX Component
Si4706-D50	5.0	R11	7.0

Table 24. Si4730/31 Firmware, Library, and Component Compatibility

Part #	Firmware	Library	FMRX Component	AM_SW_LW RX Component	AUXIN Component
Si4730/31-D60	6.0	R11	7.0	6.0	N/A
Si4730/31-D62	6.2	R11	7.0	6.0	1.0

Table 25. Si4749 Firmware, Library, and Component Compatibility

Part #	Firmware	Library	FMRX Component
Si4749-C10	1.0	R10	4.0

Table 26. Si4734/35 Firmware, Library, and Component Compatibility

Part #	Firmware	Library	FMRX Component	AM_SW_LWRX Component
Si4734/35-D60	6.0	R11	7.0	6.0

Table 27. Si4732 Firmware, Library, and Component Compatibility

Part #	Firmware	Library	FMRX Component	AM_SW_LWRX Component
Si4732-A10	1.0	R11	7.0	6.0

7.2.2. Patching Procedure

Patching is accomplished by sending a series of commands to the device. These commands are sent in the same manner as any other device commands and can be sent over any of the command busses (2-wire, 3-wire, SPI).

The first command that is sent to the device is the POWER_UP command to confirm that the patch is compatible with the internal device library revision. The device moves into the powerup mode, returns the reply, and moves into the powerdown mode. The POWER_UP command is sent to the device again to configure the mode of the device and additionally is used to start the patching process. When applying the patch, the PATCH bit in ARG1 of the POWER_UP command must be set to 1 to begin the patching process.

Once the POWER_UP command is sent and the device is placed in patch mode, the patch file can be sent to the device. The patch file typically has a .csg extension. It is formatted into 8 columns, consisting of a leading command (0x15 or 0x16), and 7 arguments. The controlling system must send each line of 8 bytes, wait for a CTS, then send the next set of 8, etc., until the entire patch has been sent. An example showing the first few lines and final line of a patch file is shown below.

The patch download mechanism is verified with a checksum embedded in the patch download. If the checksum fails, the part issues an error code, ERR (bit 6 of the one byte reply that is available after each 8-byte transfer), and halts. The part must be reset to recover from this error condition.

The following is an example of a patch file.

```
# Copyright 2006 Skyworks Solutions, Inc.
# Patch generated 21:09 August 09 2006
# fmtx version 0.0 alpha
0x15,0x00,0x0B,0x1D,0xBB,0x14,0xC4,0xA1
0x16,0x98,0x81,0xD9,0x71,0xED,0x0E,0xAC
.
.
[up to 1979 additional lines]
.
.
0x15,0x00,0x00,0x00,0x00,0x00,0x49,0xFD
```

A full memory patch requires 15856 bytes of system controller memory, however, most patches require significantly less memory. In 2-wire mode, a full memory patch download requires approximately 500 ms at a 400 kHz clock rate. The following is an example of the commands required to boot the device from powerdown mode using the patch file in the previous example. The device has completed the boot process when the CTS bit is set high after the last byte in the file is transferred and is ready to accept additional commands and proceed with normal operation.

Table 28 provides an example of using the POWER_UP command with patching enabled. The table is broken into three columns. The first column lists the action taking place: command (CMD), argument (ARG), status (STATUS) or response (RESP). The second column lists the data byte or bytes in hexadecimal that are being sent or received. An arrow preceding the data indicates data being sent from the device to the system controller. The third column describes the action.

Table 28. Example POWER_UP Command with Patching Enabled

Action	Data	Description
CMD	0x01	POWER_UP
ARG1	0xCF	Set to Read Library ID, Enable Interrupts.
ARG2	0x05	Set to Analog Out.
STATUS	→0x80	Reply Status. Clear-to-send high.
RESP1	→0x06	Part Number, HEX (0x06 = Si4706)
RESP2	→0x32	Firmware Major Rev, ASCII (0x32 = 2)
RESP3	→0x30	Firmware Minor Rev, ASCII (0x30 = 0)
RESP4	→0x00	Reserved
RESP5	→0x00	Reserved
RESP6	→0x41	Chip Rev, ASCII (0x41 = revA)
RESP7	→0x04	Library ID, HEX (0x04 = library 4)
CMD	0x01	POWER_UP
ARG1	0xE2	Set to FM Transmit, set patch enable, enable interrupts.
ARG2	0x50	Set to Analog Line Input.
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x15	Reserved for Patch.
ARG1	0x00	
ARG2	0x0B	
ARG3	0x1D	
ARG4	0xBB	
ARG5	0x14	
ARG6	0xC4	
ARG7	0xA1	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x16	Reserved for Patch.
ARG1	0x98	
ARG2	0x81	
ARG3	0xD9	
ARG4	0x71	
ARG5	0xED	
ARG6	0x0E	
ARG7	0xAC	
	→0x80	Reply Status. Clear-to-send high.

[up to 1979 additional lines]

Table 28. Example POWER_UP Command with Patching Enabled (Continued)

CMD	0x15	Reserved for Patch.
ARG1	0x00	
ARG2	0x00	
ARG3	0x00	
ARG4	0x00	
ARG5	0x00	
ARG6	0x49	
ARG7	0xFD	
STATUS	→0x80	Reply Status. Clear-to-send high.

8. Powerdown

The procedure for moving the device from powerup to powerdown modes requires writing the POWER_DOWN command.

Table 29. Using the POWER_DOWN command

Action	Data	Description		
CMD	0x11	POWER_DOWN		
STATUS	→0x80	Reply Status. Clear-to-send high.		

To Power Down the device and remove VDD and VIO (optional):

- Set RCLK = 0 (optional).
 Note that the RCLK buffer is in the VIO supply domain and may therefore be supplied at any time that VIO is supplied. The RCLK must be valid 10 ns before and 10 ns after sending commands. In addition, the RCLK must be valid at all times for proper AFC operation. The RCLK may be removed or reconfigured at other times.
- 2. Write POWER_DOWN to the command register. Note that all register contents will be lost.
- 3. Set RST = 0.

 Note that RST must be held high for 10 ns after the completion of the POWER DOWN command.
- 4. Remove VDD (optional).
- Remove VIO (optional).
 Note that VIO must not be removed without removing VDD. Unexpected device operation may result.




Figure 19. Device Power Down Timing

9. Digital Audio Interface

The digital audio interface operates in slave mode and supports 3 different audio data formats:

- I²S
- Left-Justified
- DSP Mode

In I²S mode, the MSB is captured on the second rising edge of DCLK following each DFS transition. The remaining bits of the word are sent in order down to the LSB. The Left Channel is transferred first when the DFS is low, and the Right Channel is transferred when the DFS is high.

In Left-Justified mode, the MSB is captured on the first rising edge of DCLK following each DFS transition. The remaining bits of the word are sent in order down to the LSB. The Left Channel is transferred first when the DFS is high, and the Right Channel is transferred when the DFS is low.

In DSP mode, the DFS becomes a pulse with a width of 1 DCLK period. The Left Channel is transferred first, followed right away by the Right Channel. There are two options in transferring the digital audio data in DSP mode: the MSB of the left channel can be transferred on the first rising edge of DCLK following the DFS pulse or on the second rising edge.

In all audio formats, depending on the word size, DCLK frequency and sample rates, there may be unused DCLK cycles after the LSB of each word before the next DFS transition and MSB of the next word.

The number of audio bits can be configured for 8, 16, 20, or 24 bits.




Figure 20. I²S Digital Audio Format




Figure 21. Left-Justified Digital Audio Format




Figure 22. DSP Digital Audio Format

There is one additional property for AM/FM/SW/LW Receiver associated with using digital audio output.

For AM/FM/SW/LW Receiver:

- 1. Property 0x0102: DIGITAL_OUTPUT_FORMAT
- 2. Property 0x0104: DIGITAL OUTPUT SAMPLE RATE

The procedure for using a digital audio is as follow:

- 1. When the device is powered up, the default value for DIGITAL_OUTPUT_SAMPLE_RATE is 0 (disable digital audio out).
- 2. User then must supply DCLK and DFS prior to setting the DIGITAL_OUTPUT_SAMPLE_RATE property.
- 3. This procedure can be applied anytime after the chip is powered up.
- 4. User may also change or disable DCLK/DFS during operation. Prior to changing or disabling DCLK/DFS, user has to set the DIGITAL_OUTPUT_SAMPLE_RATE property to 0. After changing or re-enabling DCLK/DFS, user then can set the sample rate property again.
- 5. The property DIGITAL_OUTPUT_FORMAT does not have a condition, thus it can be set anywhere after power up.

Notes:

- 1. Failure to provide DCLK and DFS prior to setting the sample rate property may cause the chip to go into an unknown state and user must reset the chip.
- **2.** The DIGITAL_OUTPUT_SAMPLE_RATE is the audio sampling rate (DFS rate) and is valid between 32kHz and 48kHz. The following table is a programming example of how to use digital audio.

Table 30. Digital Audio Programming Example

Action	Data	Description			
		Action: POWER UP CHIP (look at respective programming example of power up in digital mode).			
		Action: User can send other commands or properties here.			
		Action: Supply DCLK and DFS.			
CMD ARG1 ARG2 (PROP) ARG3 (PROP) ARG4 (PROPD) ARG5 (PROPD) STATUS	0x12 0x00 0x01 0x04 0xBB 0x80 →0x80	SET_PROPERTY DIGITAL_OUTPUT_SAMPLE_RATE Sample rate = 0xBB80 = 48000Hz Reply Status. Clear-to-send high.			
CMD ARG1 ARG2 (PROP) ARG3 (PROP) ARG4 (PROPD) ARG5 (PROPD)	0x12 0x00 0x01 0x02 0x00 0x00	DIGITAL_OUTPUT_FORMAT Mode: I2S, stereo, 16bit, sample on rising edge of DCLK			
STATUS	STATUS →0x80 Reply Status. Clear-to-send high.				
		Action: User can send other commands or properties here.			
Action: User needs to change or disable DCLK/DFS.					

Table 30. Digital Audio Programming Example

CMD	0x12	SET_PROPERTY			
ARG1	0x00				
ARG2 (PROP)	0x01				
ARG3 (PROP)	0x04	DIGITAL_OUTPUT_SAMPLE_RATE			
ARG4 (PROPD)	0x00	Sample rate = 0 (disable digital audio)			
ARG5 (PROPD)	0x00				
STATUS	→0x80	Reply Status. Clear-to-send high.			
		Action: User now is allowed to change or disabling DCLK/DFS.			
		Action: DCLK/DFS has been changed or re-enabled.			
CMD	0x12	SET_PROPERTY			
ARG1	0x00				
ARG2 (PROP)	0x01				
ARG3 (PROP)	0x04	DIGITAL_OUTPUT_SAMPLE_RATE			
ARG4 (PROPD)	0xBB	Sample rate = 0xBB80 = 48000Hz			
ARG5 (PROPD)	0x80				
STATUS	→0x80	Reply Status. Clear-to-send high.			
		Action: User can send other commands or properties here.			

10. Timing

There are two indicators: CTS (Clear to Send) and STC (Seek/Tune Complete) to indicate that a command has been accepted and execution completed by the part.

After sending every command, the CTS bit will be set indicating that the command has been accepted by the part and it is ready to receive the next command. The CTS bit, on most commands, also indicates that the command has completed execution. These commands are:

- 1. POWER_UP, POWER_DOWN, GET_REV, GET_PROPERTY, GPIO_CTL, GPIO_SET
- 2. On FM Receive component: FM_TUNE_STATUS, FM_RSQ_STATUS, FM_RDS_STATUS
- 3. On AM/SW/LW Receive component: AM_TUNE_STATUS, AM_RSQ_STATUS

The CTS timing model is shown in Figure 23.




Figure 23. CTS Timing Model

In addition to CTS bit, there are a few commands (e.g., FM_TUNE_FREQ) that use the STC bit to indicate that the command has completed execution. It is highly recommended that user waits for the STC bit before sending the next command. When interrupt is not used, user can poll the status of this STC bit by sending the GET_INT_STATUS command until the STC bit has been set before sending the next command.

Commands that use STC bit to indicate execution has been completed:

- 1. On FM Receive component: FM_TUNE_FREQ, FM_SEEK_START
- 2. On AM/SW/LW Receive component: AM_TUNE_FREQ, AM_SEEK_START

The CTS and STC timing model is shown in Figure 24.




Figure 24. CTS and STC Timing Model

The SET_PROPERTY command does not have an indicator telling when the command has completed execution, rather the timing is guaranteed and it is called t_{COMP} . The CTS and SET_PROPERTY command completion timing model t_{COMP} is shown in Figure 25.




Figure 25. CTS and SET_PROPERTY Command Complete t_{COMP} Timing Model

Table 31. Command Timing Parameters for the FM Receiver

Command	t _{стs}	t _{sтс}	t _{COMP}	t _{INT}
POWER_UP	110 ms	_	_	1 µs
POWER_DOWN	300 µs	_	_	
GET_REV		_	_	
GET_PROPERTY		_	_	
GET_INT_STATUS		_	_	
PATCH_ARGS		_	_	
PATCH_DATA		_	_	
FM_RSQ_STATUS		_		
FM_RDS_STATUS		_		
FM_TUNE_STATUS		_	_	
FM_TUNE_FREQ		60 ms ¹		
FM_SEEK_START		60 ms ²	_	
SET_PROPERTY		_	10 ms	
FM_AGC_STATUS		_		
FM_AGC_OVERRIDE		_	_	
GPIO_CTL		_	_	
GPIO_SET		_	_	

Notes:

- 1. t_{STC} for FM_TUNE_FREQ / FM_SEEK_START commands is 80 ms on FMRX component 2.0 and earlier.
- 2. t_{STC} is seek time per channel. Total seek time depends on bandwidth, channel spacing, and number of channels to next valid channel.

Worst case seek time complete for FM_SEEK_START is:

$$\left(\left(\frac{\texttt{FM_SEEK_BAND_TOP-FM_SEEK_BAND_BOTTOM}}{\texttt{FM_SEEK_FREQ_SPACING}}\right) + 1\right) \times t_{\texttt{STC}}$$

for USA FM:

$$\left(\left(\frac{10790 - 8750}{20} \right) + 1 \right) \times 60 \text{ ms } = 6.2 \text{ s}$$

Table 32. Command Timing Parameters for the AM Receiver

Command	t _{CTS}	t _{STC}	t _{COMP}	t _{INT}
POWER_UP	110 ms	_	_	1 µs
POWER_DOWN	300 µs	_	_	
GET_REV		_	_	
GET_PROPERTY		_	_	
GET_INT_STATUS		_	_	
PATCH_ARGS		_	_	
PATCH_DATA		_	_	
AM_RSQ_STATUS		_		
AM_TUNE_STATUS		_		
AM_TUNE_FREQ		80 ms	_	
AM_SEEK_START		80 ms*		
SET_PROPERTY		_	10 ms	
GPIO_CTL		_	_	
GPIO_SET		_	_	

*Note: t_{STC} is seek time per channel. The worst-case seek time per channel is 200 ms. Total seek time depends on bandwidth, channel spacing, and number of channels to next valid channel.

Worst case seek time complete for AM_SEEK_START is:

$$\left(\left(\frac{\texttt{AM_SEEK_BAND_TOP-AM_SEEK_BAND_BOTTOM}}{\texttt{AM_SEEK_FREQ_SPACING}}\right) + 1\right) \times t_{\texttt{STC}}$$

for USA AM:

$$\left(\left(\frac{1710 - 520}{10} \right) + 1 \right) \times 200 \text{ ms } = 24.0 \text{ s}$$

Table 33. Command Timing Parameters for the Stereo Audio ADC Mode


Command	t _{CTS}	t _{COMP}	t _{INT}
POWER_UP	110 ms	_	1 µs
POWER_DOWN	300 µs	_	
GET_REV		_	
GET_PROPERTY		_	
GET_INT_STATUS		_	
AUX_ASRC_START		_	
AUX_ASQ_STATUS		_	
GPIO_CTL		_	
GPIO_SET		_	
SET_PROPERTY		10 ms	


11. Programming Examples


This section contains the programming example for each of the functions: FM Receive and AM/SW/LW Receive. Before each of the example, an overview of how to program the device is shown as a flowchart. Skyworks Solutions also provides the actual software (example code) and it can be downloaded from skyworksinc.com as AN332SW.


11.1. Programming Example for the FM/RDS Receiver


The following is a flowchart showing the overview of how to program the FM/RDS Receiver.














Table 34 provides an example for the FM/RDS Receiver. The table is broken into three columns. The first column lists the action taking place: command (CMD), argument (ARG), status (STATUS) or response (RESP). For SET_PROPERTY commands, the property (PROP) and property data (PROPD) are indicated. The second column lists the data byte or bytes in hexadecimal that are being sent or received. An arrow preceding the data indicates data being sent from the device to the system controller. The third column describes the action.

In some cases the default properties may be acceptable and no modification is necessary. Refer to Section "5. Commands and Properties" for a full description of each command and property.

Table 34. Programming Example for the FM/RDS Receiver

Action	Data	Description
Powerup in Digital Mo	de	
CMD	0x01	POWER_UP
ARG1	0xC0	Set to FM Receive. Enable interrupts.
ARG2	0xB0	Set to Digital Audio Output
STATUS	→0x80	Reply Status. Clear-to-send high.
		Action: Ensure that DCLK and DFS are already supplied
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x01	DIGITAL_OUTPUT_SAMPLE_RATE
ARG3 (PROP)	0x04	
ARG4 (PROPD)	0xBB	Sample rate = 48000 Hz = 0xBB80
ARG5 (PROPD)	0x80	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x01	DIGITAL_OUTPUT_FORMAT
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x00	Mode: I2S, stereo, 16bit, sample on rising edge of DCLK.
ARG5 (PROPD)	0x00	
STATUS	→0x80	Reply Status. Clear-to-send high.
		Action: Go to Configuration (bypass "Powerup in analog mode" section).
		The rest of the programming is the same as analog.
Powerup in Analog Mo	ode	
CMD	0x01	POWER_UP
ARG1	0xC0	Set to FM Receive. Enable interrupts.
ARG2	0x05	Set to Analog Audio Output
STATUS	→0x80	Reply Status. Clear-to-send high.
Configuration		

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x10	GET_REV
STATUS	→0x80	Reply Status. Clear-to-send high.
RESP1	→0x1F	Part Number, HEX (0x1F = 31 dec. = Si4731)
RESP2	→0x32	Firmware Major Rev, ASCII (0x32 = 2)
RESP3	→0x30	Firmware Minor Rev, ASCII (0x30 = 0)
RESP4	→0x85	Patch ID MSB, example only
RESP5	→0xC5	Patch ID LSB, example only
RESP6	→0x32	Component Firmware Major Rev, ASCII (0x32 = 2)
RESP7	→0x30	Component Firmware Minor Rev, ASCII (0x30 = 0)
RESP8	→0x42	Chip Rev, ASCII (0x42 = revB)
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x00	GPO_IEN
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x00	Set STCIEN, ERRIEN, CTSIEN, RSQIEN
ARG5 (PROPD)	0xC9	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x02	REFCLK_FREQ
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x7E	REFCLK = 32500 Hz
ARG5 (PROPD)	0xF4	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x02	REFCLK_PRESCALE
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x01	Divide by 400
ARG5 (PROPD)	0x90	(example RCLK = 13 MHz, REFCLK = 32500 Hz)
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x40	RX_VOLUME
ARG3 (PROP)	0x00	
ARG4 (PROPD)	0x00	Output Volume = 63
ARG5 (PROPD)	0x3F	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET PROPERTY
ARG1	0x00	_
ARG2 (PROP)	0x11	FM_DEEMPHASIS
ARG3 (PROP)	0x00	_
ARG4 (PROPD)	0x00	50 μs
ARG5 (PROPD)	0x01	·
STATUS	→0x80	Reply Status. Clear-to-send high.

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x12	SET PROPERTY
ARG1	0x00	_
ARG2 (PROP)	0x40	RX_HARD_MUTE
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x00	Enable L and R audio outputs
ARG5 (PROPD)	0x00	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x18	FM_BLEND_RSSI_STEREO_THRESHOLD
ARG3 (PROP)	0x00	
ARG4 (PROPD)	0x00	Threshold = 49dB μ V = 0x0031
ARG5 (PROPD)	0x31	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x18	FM_BLEND_RSSI_MONO_THRESHOLD
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x00	Threshold = 30 dBµV = 0x001E
ARG5 (PROPD)	0x1E	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x11	FM_MAX_TUNE_ERROR
ARG3 (PROP)	0x08	
ARG4 (PROPD)	0x00	Threshold = 40 kHz = 0x0028
ARG5 (PROPD)	0x28	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x12	FM_RSQ_INT_SOURCE
ARG3 (PROP)	0x00	
ARG4 (PROPD)	0x00	Enable blend, SNR high, SNR low, RSSI high and RSSI low interrupts.
ARG5 (PROPD)	0x8F	Reply Status. Clear-to-send high.
STATUS	→0x80	
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x12	FM_RSQ_SNR_HI_THRESHOLD
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x00	Threshold = 30 dB = 0x001E
ARG5 (PROPD)	0x1E	
STATUS	→0x80	Reply Status. Clear-to-send high.Clear-to-send high.

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x12	SET_PROPERTY
ARG1	0x00	_
ARG2 (PROP)	0x12	FM_RSQ_SNR_LO_THRESHOLD
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x00	Threshold = 6 dB = 0x0006
ARG5 (PROPD)	0x06	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x12	FM_RSQ_RSSI_HI_THRESHOLD
ARG3 (PROP)	0x03	
ARG4 (PROPD)	0x00	Threshold = 50 dBµV = 0x0032
ARG5 (PROPD)	0x32	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x12	FM_RSQ_RSSI_LO_THRESHOLD
ARG3 (PROP)	0x04	
ARG4 (PROPD)	0x00	Threshold = 24 dBµV = 0x0018
ARG5 (PROPD)	0x18	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x12	FM_RSQ_BLEND_THRESHOLD
ARG3 (PROP)	0x07	
ARG4 (PROPD)	0x00	Pilot = 1, Threshold = 50% = 0x0032
ARG5 (PROPD)	0xB2	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x13	FM_SOFT_MUTE_MAX_ATTENUATION
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x00	Attenuation = 10 dB = 0x000A
ARG5 (PROPD)	0x0A	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET PROPERTY
ARG1	0x00	_
ARG2 (PROP)	0x13	FM_SOFT_MUTE_SNR_THRESHOLD
ARG3 (PROP)	0x03	
ARG4 (PROPD)	0x00	Threshold = 6 dB = 0x0006
ARG5 (PROPD)	0x06	
STATUS	→0x80	Reply Status. Clear-to-send high.

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x14	FM_SEEK_BAND_BOTTOM
ARG3 (PROP)	0x00	
ARG4 (PROPD)	0x22	Bottom Freq = 88.1 MHz = 0x226A
ARG5 (PROPD)	0x6A	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x14	FM_SEEK_BAND_TOP
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x2A	Top Freq = 107.9 MHz = 0x2A26
ARG5 (PROPD)	0x26	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x14	FM_SEEK_FREQ_SPACING
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x00	Freq Spacing = 200 kHz = 0x0014
ARG5 (PROPD)	0x14	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x14	FM_SEEK_TUNE_SNR_THRESHOLD
ARG3 (PROP)	0x03	
ARG4 (PROPD)	0x00	Threshold = 6 dB = 0x0006
ARG5 (PROPD)	0x06	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x14	FM_SEEK_TUNE_RSSI_THRESHOLD
ARG3 (PROP)	0x04	
ARG4 (PROPD)	0x00	Threshold = 20 dBµV = 0x0014
ARG5 (PROPD)	0x14	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x20	FM_TUNE_FREQ
ARG1	0x00	
ARG2	0x27	Set frequency to 102.3 MHz = 0x27F6
ARG3	0xF6	
ARG4	0x00	Set antenna tuning capacitor to auto.
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x14	GET_INT_STATUS
STATUS	→0x81	Reply Status. Clear-to-send high. STCINT = 1.

Table 34. Programming Example for the FM/RDS Receiver (Continued)

ARG1	Action	Data	Description
STATUS	CMD	0x22	FM_TUNE_STATUS
RESP1 →0x21 Valid Frequency. RESP2 →0x27 Frequency = 0x27F6 = 102.3 MHz RESP3 →0x66 RESP4 →0x2D RSSI = 45 dBµV RESP5 →0x33 SNR = 51 dB RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0−191) CMD 0x23 FM_RSQ_STATUS CMD 0x34 FM_RSQ_STATUS CMD 0x35 FM_RSQ_STATUS CMD 0x36 FM_RSQ_STATUS CMD 0x37 FM_RSQ_STATUS CMD 0x38 FM_RSQ_STATUS CMD 0x39 FM_RSQ_STATUS CMD 0x30 FMM_RSQ_STATUS CMD 0x31 FM_SEEK_STATT CMD 0x31 FM_SEEK_START ARC1 0x00 Freq offset = 0 kHz CMD 0x14 GET_INT_STATUS CMD 0x22 FM_TUNE_STATUS CMD 0x14 GET_INT_STATUS CMD 0x22 FM_TUNE_STATUS CMD 0x22 FM_TUNE_STATUS CMD 0x22 FM_TUNE_STATUS CMS Reply Status. Clear-to-send high. Valid Frequency. RESP1 →0x80 Reply Status. Clear-to-send high. Valid Frequency. RESP3 →0x80 Reply Status. Clear-to-send high. RESP3 →0x80 Reply Status. Clear-to-send high. RESP3 →0x80 Reply Status. Clear-to-send high. RESP3 →0x8	ARG1	0x01	Clear STC interrupt.
RESP2 RESP3 →0xF6 RESP4 →0xF6 RESP4 →0x2D RESP5 →0x33 SNR = 51 dB RESP6 →0x00 RESP7 →0x00 Antenna tuning capacitor = 0 (range = 0−191) CMD 0x23 ARC1 Ox01 Clear RSQINT STATUS →0x80 RESP2 →0x01 Soft mute is not engaged, no AFC rail, valid frequency. PESP5 →0x00 RESP3 →0x00 RESP4 →0x00 RESP6 →0x00 RESP7 →0x00 RESP7 →0x00 RESP7 →0x01 RESP1 →0x01 RESP3 →0x01 RESP3 →0x01 RESP4 →0x02D RESP3 →0x00 RESP5 →0x33 SNR = 51 dB RESP6 →0x00 RESP6 →0x00 RESP7 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARC1 0x0C Seek Up and Wrap. STATUS →0x81 RESP3 RESP3 →0x80 RESP4 RESP4 →0x2D RESP5 TATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS Clear-to-send high. STCINT = 1. CMD 0x24 RESP3 →0x80 RESP4 →0x22 RESP3 →0x80 RESP5 →0x90 Antenna tuning capacitor = 0 (range = 0−191) RDS (SI4706/31/32/35 Only) CMD ARC3(PROP) 0x00 RESP(FOOP) 0x01 Reply Status. Clear-to-send high Valid Frequency. RSSI = 34 dBµV RSSP3 →0x80 RSSI = 34 dBµV RSSP3 →0x80 RSSI = 34 dBµV RSSP3 →0x80 RSSP3 →0x90 Antenna tuning capacitor = 0 (range = 0−191) RDS (SI4706/31/32/35 Only) CMD ARC3(PROP) 0x01 REPLY RTM RDS INTERRUPT_FIFO_COUNT ARC3(PROPD) 0x01 Reply Status. Clear-to-send high	STATUS	→0x80	Reply Status. Clear-to-send high.
RESP3 RESP4 RESP4 RESP5 AOx2D RESP5 AOx30 RESP7 AOx00 Antenna tuning capacitor = 0 (range = 0-191) CMD ARG1 Ox01 Clear RSQINT STATUS AOx80 RESP1 AOx00 RESP2 AOx01 RESP3 AOx09 Pilot presence, 89% blend RESP4 AOx00 RESP5 AOx00 RESP6 AOx00 RESP7 RESP6 RESP6 RESP6 RESP6 RESP6 RESP6 RESP6 RESP7 AOx80 RESP7 RESP7 RESP6 RESP7 AOx80 RESP7 RESP7 AOx80 RESP7 RESP8 RESP8 RESP8 RESP8 RESP8 RESP8 RESP8 RESP8 AOx80 RESP9 RESP8 AOx80 RESP9 RESP8 AOx80 RESP9 AOx80 RESP1 AOx80 RESP1 AOx80 RESP1 AOx80 RESP1 AOx80 RESP1 AOx80 RESP2 RESP3 AOx80 RESP3 AOx80 RESP3 AOx80 RESP4 AOx22 RESP3 AOx80 RESP5 AOx80 RESP7 AOx80 RESP8 AOx80 ANTENNATION Columbrate to PM_RDS_INTERRUPT_FIFO_COUNT REGS(PROPD) AOx01 RESP1 Status. Clear-to-send high RESPINT_SOURCE RESP3 Interrupt (set RDSINT bit when RDS has filled the RACS(PROPD) AOx01 RESP(PS) Status. Clear-to-send high RESP Interrupt (set RDSINT bit when RDS has filled the RACS(PROPD) AOx01 RESP1 Status. Clear-to-send high RESP Interrupt (set RDSINT bit when RDS has filled the RACS(PROPD) AOx01 RESP1 Status. Clear-to-send high	RESP1	→0x01	Valid Frequency.
RESP4 RESP5 RESP6 →0x33 RSSI = 45 dBµV RESP7 →0x33 SNR = 51 dB RESP7 →0x00 Antenna tuning capacitor = 0 (range = 0–191) CMD 0x23 ARG1 0x01 Clear RSQINT STATUS →0x80 RESP1 →0x00 No blend, SNR high, low, RSSI high or low interrupts. RESP2 →0x01 RESP3 →0x01 RESP4 →0x2D RESP4 →0x2D RESP5 RESP5 →0x33 RESP6 →0x00 RESP7 →0x00 RESP7 →0x00 RESP7 RESP7 RESP8 RESP6 RESP6 RESP6 RESP7 RESP7 ROX00 RESP3 RESP8 RESP8 RESP8 RESP8 RESP8 RESP8 RESP8 RESP9 ROX00 RESP7 ROX00 RESP1 RESP6 ROX00 RESP7 ROX00 RESP7 ROX00 RESP7 ROX00 RESP7 ROX00 RESP7 ROX00 RESP1 ROX00 RESP1 ROX00 RESP7 R	RESP2	→0x27	Frequency = 0x27F6 = 102.3 MHz
RESP5	RESP3	→0xF6	
RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0−191) CMD 0x23 FM_RSQ_STATUS ARC1 0x01 Clear RSQINT STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x00 No blend, SNR high, low, RSSI high or low interrupts. RESP2 →0x01 Soft mute is not engaged, no AFC rail, valid frequency. RESP3 →0x2D RSSI = 45 dBµV RESP4 →0x2D RSSI = 45 dBµV RESP5 →0x33 SNR = 51 dB RESP6 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARC1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARC3 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. VSTATUS →0x82 Frequency.	RESP4	→0x2D	RSSI = 45 dBµV
RESP7 →0x00 Antenna tuning capacitor = 0 (range = 0–191) CMD 0x23 FM_RSQ_STATUS CRG1 0x01 Clear RSQINT STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x00 No blend, SNR high, low, RSSI high or low interrupts. RESP2 →0x01 Soft mute is not engaged, no AFC rail, valid frequency. RESP3 →0x09 Pilot presence, 89% blend RESP4 →0x20 RSSI = 45 dBμV RESP5 →0x33 SNR = 51 dB RESP6 →0x00 RESP6 FM SEEK_START SEEK Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. VBSP1 →0x01 Valid Frequency. RESP1 →0x02 RSSI = 34 dBμV <	RESP5	→0x33	SNR = 51 dB
CMD 0x23 FM_RSQ_STATUS ARG1 0x01 Clear RSQINT STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x00 No blend, SNR high, low, RSSI high or low interrupts. RESP2 →0x01 Soft mute is not engaged, no AFC rail, valid frequency. RESP3 →0x2D RSSI = 45 dBµV RESP5 →0x33 SNR = 51 dB RESP6 →0x00 RESP7 RESP7 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. Valid Frequency. Valid Frequency. RESP1 →0x01 Valid Frequency. RESP2 →0x28	RESP6	→0x00	
ARG1 0x01 Clear RSQINT STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x00 No blend, SNR high, low, RSSI high or low interrupts. RESP2 →0x01 Soft mute is not engaged, no AFC rail, valid frequency. RESP3 →0xD9 Rist ender the represence, 89% blend RESP4 →0x2D RSSI = 45 dBµV RESP5 →0x33 SNR = 51 dB RESP6 →0x00 Freq offset = 0 kHz CMD 0x21 FM_ SEEK_ START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x88 Reply Status. Clear-to-send high. RESP1 →0x01 Valid Frequency. RESP3 →0x02 RSSI = 34 dBµV RESP5 →0x02 RSSI = 34 dBµV	RESP7	→0x00	Antenna tuning capacitor = 0 (range = 0–191)
ARG1 0x01 Clear RSQINT STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x00 No blend, SNR high, low, RSSI high or low interrupts. RESP2 →0x01 Soft mute is not engaged, no AFC rail, valid frequency. RESP3 →0xD9 Rist ender the represence, 89% blend RESP4 →0x2D RSSI = 45 dBμV RESP5 →0x33 SNR = 51 dB RESP6 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STATUS →0x88 Reply Status. Clear-to-send high. RESP1 →0x01 Valid Frequency. RESP3 →0x86 Frequency = 0x286E = 103.5 MHz RESP5 →0x02 RSSI = 3	CMD	0x23	FM RSQ STATUS
RESP1 →0x00 No blend, SNR high, low, RSSI high or low interrupts. RESP2 →0x01 Soft mute is not engaged, no AFC rail, valid frequency. RESP3 →0x2D RSSI = 45 dBμV RESP5 →0x33 SNR = 51 dB RESP6 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS CMD 0x14 GET_INT_STATUS ARG1 0x01 Clear-sto-send high. STCINT = 1. CMD 0x14 GET_INT_STATUS ARG1 0x01 Clear-STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x01 Valid Frequency. Frequency = 0x286 = 103.5 MHz Frequency = 0x286 = 103.5 MHz RESP3 →0x6E RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x20	ARG1	0x01	1 = =
RESP1 →0x00 No blend, SNR high, low, RSSI high or low interrupts. RESP2 →0x01 Soft mute is not engaged, no AFC rail, valid frequency. RESP3 →0x2D RSSI = 45 dBμV RESP5 →0x33 SNR = 51 dB RESP6 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS CMD 0x14 GET_INT_STATUS ARG1 0x01 Clear-sto-send high. STCINT = 1. CMD 0x14 GET_INT_STATUS ARG1 0x01 Clear-STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x01 Valid Frequency. Frequency = 0x286 = 103.5 MHz Frequency = 0x286 = 103.5 MHz RESP3 →0x6E RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x20	STATUS	→0x80	Reply Status. Clear-to-send high.
RESP2 →0x01 Soft mute is not engaged, no AFC rail, valid frequency. RESP3 →0xD9 Pilot presence, 89% blend RESP4 →0x2D RSSI = 45 dBµV RESP6 →0x00 SNR = 51 dB RESP7 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. Valid Frequency. Reply Status. Clear-to-send high. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E SSSI = 34 dBµV RESP4 →0x2C SNR = 44 dB NBS (Si4706/31/32/35 Only) Antenna tuning capacitor = 0 (range = 0-191) RDS (Si	RESP1	→0x00	' ' '
RESP3 →0xD9 Pilot presence, 89% blend RESP4 →0x2D RSSI = 45 dBμV RESP5 →0x00 SNR = 51 dB RESP7 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS CMD 0x21 FM_TUNE_STATUS CMD 0x22 FM_TUNE_STATUS CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. Valid Frequency. Frequency. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x2C SNR = 44 dB RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0-191) RDS (si4706/31/32/35 Only) SET_PROPERTY CMD 0x12 SET_PROPERTY ARG3(PROP)	RESP2		
RESP4 →0x2D RSSI = 45 dBμV RESP5 →0x33 SNR = 51 dB RESP6 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. Valid Frequency. Valid Frequency. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RESP4 →0x22 RESP4 →0x22 SNR = 44 dB →0x00 Antenna tuning capacitor = 0 (range = 0-191) RDS (si4706/31/32/35 Only) SET_PROPERTY CMD AN2 SET_PROPERTY ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit wh	RESP3		, , ,
RESP5 →0x33 SNR = 51 dB RESP6 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. Valid Frequency. Frequency. FESP1 →0x01 Valid Frequency. FESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x2C SNR = 44 dB Natestate the state that the state t	RESP4	→0x2D	
RESP7 →0x00 Freq offset = 0 kHz CMD 0x21 FM_SEEK_START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. Valid Frequency. Valid Frequency. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E Frequency = 0x286E = 103.5 MHz RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x02 SNR = 44 dB RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0-191) RDS (Si4706/31/32/35 Only) SET_PROPERTY ARG1 0x00 ARG2(PROP) 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 FIRADS_INT_SOURCE FM_RDS_INTERRUPT_FIF	RESP5	→0x33	•
CMD 0x21 FM_SEEK_START ARG1 0x0C Seek Up and Wrap. STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. Valid Frequency. Frequency. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RESP4 →0x22 RSSI = 34 dBμV RESP4 →0x22 SNR = 44 dB SRSI = 34 dBμV RESP5 →0x00 Antenna tuning capacitor = 0 (range = 0–191) RDS (Si4706/31/32/35 Only) SET_PROPERTY ARG1 0x00 SET_PROPERTY ARG2(PROP) 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 FINABS_INT_SOURCE ARG4(PROPD) 0x00 FINABS_INT_SOURCE	RESP6	→0x00	
ARG1	RESP7	→0x00	Freq offset = 0 kHz
ARG1	CMD	0x21	· ·
STATUS →0x80 Reply Status. Clear-to-send high. CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. Valid Frequency. Valid Frequency. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RSSI = 34 dBμV RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x00 Antenna tuning capacitor = 0 (range = 0-191) RDS (Si4706/31/32/35 Only) Antenna tuning capacitor = 0 (range = 0-191) RDS (Si4706/31/32/35 Only) SET_PROPERTY ARG1 0x00 SET_PROPERTY ARG3(PROP) 0x15 FM_RDS_INT_SOURCE ARG4(PROPD) 0x00 FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT ARG5(PROPD) 0x01 Reply Status. Clear-to-send high			
CMD 0x14 GET_INT_STATUS STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RSSI = 34 dBμV RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x00 Antenna tuning capacitor = 0 (range = 0–191) RBS (Si4706/31/32/35 Only) SET_PROPERTY CMD 0x12 SET_PROPERTY ARG1 0x00 SET_PROPERTY ARG2(PROP) 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT ARG5(PROPD) ARG5(PROPD) 0x01 Reply Status. Clear-to-send high			
STATUS →0x81 Reply Status. Clear-to-send high. STCINT = 1. CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RSSI = 34 dBμV RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x00 SNR = 44 dB RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0–191) RDS (Si4706/31/32/35 Only) SET_PROPERTY CMD 0x12 SET_PROPERTY ARG1 0x00 FM_RDS_INT_SOURCE ARG3(PROP) 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT ARG5(PROPD) ARG5(PROPD) 0x01 Reply Status. Clear-to-send high			, ,
CMD 0x22 FM_TUNE_STATUS ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RSSI = 34 dBμV RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x2C SNR = 44 dB RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0–191) RDS (Si4706/31/32/35 Only) SET_PROPERTY CMD 0x12 SET_PROPERTY ARG1 0x00 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the RDSG(PROPD) ARG5(PROPD) 0x00 FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	STATUS		
ARG1 0x01 Clear STC interrupt. STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x2C SNR = 44 dB RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0–191) RDS (Si4706/31/32/35 Only) SET_PROPERTY ARG1 0x00 SET_PROPERTY ARG2(PROP) 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the ARG4(PROPD) ARG5(PROPD) 0x00 FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT ARG5(PROPD) ARG5(PROPD) 0x01 Reply Status. Clear-to-send high	CMD	0x22	FM TUNE STATUS
STATUS →0x80 Reply Status. Clear-to-send high. RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x2C SNR = 44 dB RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0−191) RDS (Si4706/31/32/35 Only) SET_PROPERTY ARG1 0x00 SET_PROPERTY ARG2(PROP) 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the ARG4(PROPD) ARG5(PROPD) 0x00 FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	ARG1		
RESP1 →0x01 Valid Frequency. RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RSSI = 34 dBμV RESP5 →0x2C SNR = 44 dB RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0–191) RDS (Si4706/31/32/35 Only) SET_PROPERTY CMD 0x12 SET_PROPERTY ARG1 0x00 SET_PROPERTY ARG2(PROP) 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT ARG5(PROPD) ARG5(PROPD) 0x01 Reply Status. Clear-to-send high	STATUS	→0x80	·
RESP2 →0x28 Frequency = 0x286E = 103.5 MHz RESP3 →0x6E RESP4 →0x22 RSSI = 34 dBμV RESP5 →0x2C SNR = 44 dB RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0–191) RDS (Si4706/31/32/35 Only) SET_PROPERTY CMD 0x12 SET_PROPERTY ARG1 0x00 SET_PROPERTY ARG2(PROP) 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	RESP1	→0x01	' '
RESP3 $\rightarrow 0x6E$ RESP4 $\rightarrow 0x22$ RSSI = 34 dB μ V RESP5 $\rightarrow 0x2C$ SNR = 44 dB RESP6 $\rightarrow 0x00$ Antenna tuning capacitor = 0 (range = 0–191) RDS (Si4706/31/32/35 Only) CMD $0x12$ SET_PROPERTY ARG1 $0x00$ ARG2(PROP) $0x15$ FM_RDS_INT_SOURCE ARG3(PROP) $0x00$ Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the ARG4(PROPD) $0x00$ FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT ARG5(PROPD) $0x01$ Reply Status. Clear-to-send high	RESP2		Frequency = 0x286E = 103.5 MHz
RESP5 →0x2C SNR = 44 dB RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0–191) RDS (Si4706/31/32/35 Only) Antenna tuning capacitor = 0 (range = 0–191) CMD 0x12 SET_PROPERTY ARG1 0x00 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT ARG5(PROPD) ARG5(PROPD) 0x01 Reply Status. Clear-to-send high	RESP3	→0x6E	
RESP6 →0x00 Antenna tuning capacitor = 0 (range = 0–191) RDS (Si4706/31/32/35 Only) SET_PROPERTY CMD 0x12 SET_PROPERTY ARG1 0x00 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	RESP4	→0x22	RSSI = 34 dBµV
RESP7 →0x00 Antenna tuning capacitor = 0 (range = 0–191) RDS (Si4706/31/32/35 Only) SET_PROPERTY CMD 0x12 SET_PROPERTY ARG1 0x00 FM_RDS_INT_SOURCE ARG3(PROP) 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	RESP5	→0x2C	SNR = 44 dB
RDS (Si4706/31/32/35 Only) CMD 0x12 SET_PROPERTY ARG1 0x00 ARG2(PROP) 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	RESP6	→0x00	
CMD	RESP7	→0x00	Antenna tuning capacitor = 0 (range = 0–191)
ARG1 0x00 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	RDS (Si4706/31/32/35 O	nly)	
ARG1 0x00 0x15 FM_RDS_INT_SOURCE ARG3(PROP) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	CMD	0x12	SET_PROPERTY
ARG2(PROP) ARG3(PROP) ARG4(PROPD) ARG5(PROPD) 0x15 FM_RDS_INT_SOURCE Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	ARG1		
ARG3(PROP) ARG4(PROPD) ARG5(PROPD) 0x00 Enable RDSRECV interrupt (set RDSINT bit when RDS has filled the FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	ARG2(PROP)		FM_RDS_INT_SOURCE
ARG4(PROPD) 0x00 FIFO by the amount set on FM_RDS_INTERRUPT_FIFO_COUNT Reply Status. Clear-to-send high	ARG3(PROP)		
ARG5(PROPD) 0x01 Reply Status. Clear-to-send high	,		
	` ,		
SIMIUS →UXOU	STATUS	→0x80	

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2(PROP)	0x15	FM_RDS_INT_FIFO_COUNT
ARG3(PROP)	0x01	
ARG4(PROPD)	0x00	Set the minimum number of RDS groups stored in the RDS FIFO before
ARG5(PROPD)	0x04	RDSRECV is set
STATUS	→0x80	Reply Status. Clear-to-send high
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2(PROP)	0x15	FM_RDS_CONFIG
ARG3(PROP)	0x02	
ARG4(PROPD)	0xEF	Set Block Error A,B,C,D to 3,2,3,3
ARG5(PROPD)	0x01	Enable RDS
STATUS	→0x80	Reply Status. Clear-to-send high
CMD	0x14	GET_INT_STATUS
STATUS	→0x84	Reply Status. Clear-to-send high. RDSINT = 1
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x84	Reply Status. Clear-to-send (CTS) high. RDS interrupt
		(RDSINT) high. Seek/Tune Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x17	RDS FIFO Used: 0x17 = 23.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x20	Block B: 0x2000 → Group Type: 2A (Radio Text RT)
RESP7	→0x00	→ PTY: 00000b (Undefined)
		→ Address code: 0000b = 0 (char 1,2,3,4)
RESP8	→0x53	Block C: 0x5349 →SI
RESP9	→0x49	
RESP10	→0x4C	Block D: 0x4C49 →LI
RESP11	→0x49	
RESP12	→0x00	BLE: 0 (No Error)
		Current RT: "SILI"

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x24	FM RDS STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x16	RDS FIFO Used: 0x16 = 22.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x00	Block B: 0x000C → Group Type: 0A (Program Service PS)
RESP7	→0x0C	→ PTY: 00000b (Undefined)
		→ Address code: 00b = 0 (char 1,2)
RESP8	→0xE1	Block C (ignored)
RESP9	→0x02	
RESP10	→0x53	Block D: 0x5349 →SI
RESP11	→0x49	
RESP12	→0x00	BLE: 0 (No Error)
		Current PS: "SI"
		Complete Scrolling PS: "SILABS RDS DEMO"
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x15	RDS FIFO Used: 0x15 = 21.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x20	Block B: 0x2001 → Group Type: 2A (Radio Text RT)
RESP7	→0x01	→ PTY: 00000b (Undefined)
		→ Address code: 0001b = 1 (char 5,6,7,8)
RESP8	→0x43	Block C: 0x434F →CO
RESP9	→0x4F	
RESP10	→0x4E	Block D: 0x4E20 →N
RESP11	→0x20	
RESP12	→0x00	BLE: 0 (No Error)
		Current RT: "SILICON"

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x24	FM RDS STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x15	RDS FIFO Used: 0x15 = 21
		(FIFO receives another group while querying)
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x00	Block B: 0x000C → Group Type: 0A (Program Service PS)
RESP7	→0x09	→ PTY: 00000b (Undefined)
		→ Address code: 01b = 1 (char 3,4)
RESP8	→0xE1	Block C (ignored)
RESP9	→0x02	
RESP10	→0x4C	Block D: 0x4C41 →LA
RESP11	→0x41	
RESP12	→0x00	BLE: 0 (No Error)
		Current PS: "SILA"
		Complete Scrolling PS: "SILABS RDS DEMO"
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x14	RDS FIFO Used: 0x14 = 20.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x20	Block B: 0x2002 → Group Type: 2A (Radio Text RT)
RESP7	→0x02	→ PTY: 00000b (Undefined)
		→ Address code: 0002b = 2 (char 9,10,11,12)
RESP8	→0x4C	Block C: 0x4C41 →LA
RESP9	→0x41	
RESP10	→0x42	Block D: 0x424F →BO
RESP11	→0x4F	
RESP12	→0x00	BLE: 0 (No Error)
		Current RT: "SILICON LABO"

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x14	RDS FIFO Used: 0x14 = 20.
		(FIFO receives another group while querying)
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x00	Block B: 0x000C → Group Type: 0A (Program Service PS)
RESP7	→0x0A	→ PTY: 00000b (Undefined)
		→ Address code: 10b = 2 (char 5,6)
RESP8	→0xE1	Block C (ignored)
RESP9	→0x02	
RESP10	→0x42	Block D: 0x4253 →BS
RESP11	→0x53	
RESP12	→0x00	BLE: 0 (No Error)
		Current PS: "SILABS"
		Complete Scrolling PS: "SILABS RDS DEMO"
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x13	RDS FIFO Used: 0x13 = 19.
RESP4	→0x40	Block A: $0x40A7 \rightarrow PI$ Code: $0x40A7$ (KSLB).
RESP5	→0xA7	
RESP6	→0x20	Block B: 0x2003 → Group Type: 2A (Radio Text RT)
RESP7	→0x03	→ PTY: 00000b (Undefined)
		→ Address code: 0003b = 3 (char 13,14,15,16)
RESP8	→0x52	Block C: 0x5241 →RA
RESP9	→0x41	
RESP10	→0x54	Block D: 0x544F →TO
RESP11	→0x4F	
RESP12	→0x00	BLE: 0 (No Error)
		Current RT: "SILICON LABORATO"

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x24	FM RDS STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x13	RDS FIFO Used: 0x13 = 19.
		(FIFO receives another group while querying)
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x00	Block B: 0x000C → Group Type: 0A (Program Service PS)
RESP7	→0x0B	→ PTY: 00000b (Undefined)
		→ Address code: 11b = 3 (char 7,8)
RESP8	→0xE1	Block C (ignored)
RESP9	→0x02	
RESP10	→0x20	Block D: 0x2020 →" "
RESP11	→0x20	
RESP12	→0x00	BLE: 0 (No Error)
		Current PS: "SILABS"
		Complete Scrolling PS: "SILABS RDS DEMO"
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x12	RDS FIFO Used: 0x12 = 18.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x20	Block B: 0x2004 → Group Type: 2A (Radio Text RT)
RESP7	→0x04	→ PTY: 00000b (Undefined)
		→ Address code: 0004b = 4 (char 17,18,19,20)
RESP8	→0x52	Block C: 0x5249 →RI
RESP9	→0x49	
RESP10	→0x45	Block D: 0x4553 →ES
RESP11	→0x53	
RESP12	→0x00	BLE: 0 (No Error)
		Current RT: "Skyworks Solutions"

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x12	RDS FIFO Used: 0x12 = 18.
		(FIFO receives another group while querying)
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x00	Block B: 0x000C → Group Type: 0A (Program Service PS)
RESP7	→0x0C	→ PTY: 00000b (Undefined)
		→ Address code: 00b = 0 (char 1,2)
RESP8	→0xE1	Block C (ignored)
RESP9	→0x02	
RESP10	→0x52	Block D: 0x5244 →RD
RESP11	→0x44	
RESP12	→0x00	BLE: 0 (No Error)
		Current PS: "RDLABS Scrolling PS: "SILABS RDS DEMO"
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x11	RDS FIFO Used: 0x11 = 17.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x20	Block B: 0x2005 → Group Type: 2A (Radio Text RT)
RESP7	→0x05	→ PTY: 00000b (Undefined)
		→ Address code: 0005b = 5 (char 21,22,23,24)
RESP8	→0x20	Block C: 0x2053 → S
RESP9	→0x53	
RESP10	→0x49	Block D: 0x4934 → 14
RESP11	→0x34	
RESP12	→0x00	BLE: 0 (No Error)
		Current RT: "Skyworks Solutions SI4"

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x24	FM RDS STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x10	RDS FIFO Used: 0x10 = 16.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x00	Block B: 0x000C → Group Type: 0A (Program Service PS)
RESP7	→0x09	→ PTY: 00000b (Undefined)
		→ Address code: 01b = 1 (char 3,4)
RESP8	→0xE1	Block C (ignored)
RESP9	→0x02	
RESP10	→0x53	Block D: 0x5320 →S
RESP11	→0x20	
RESP12	→0x00	BLE: 0 (No Error)
		Current PS: "RDS BS"
		Complete Scrolling PS: "SILABS RDS DEMO"
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x0F	RDS FIFO Used: 0x0F = 15.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x20	Block B: 0x2006 → Group Type: 2A (Radio Text RT)
RESP7	→0x06	→ PTY: 00000b (Undefined)
		→ Address code: 0006b = 6 (char 25, 26, 27, 28)
RESP8	→0x37	Block C: 0x3731 →71
RESP9	→0x31	
RESP10	→0x58	Block D: 0x5820 →x
RESP11	→0x20	
RESP12	→0x00	BLE: 0 (No Error)
		Current RT: "Skyworks Solutions SI471x"

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x0E	RDS FIFO Used: 0x0E = 14.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x00	Block B: 0x000A → Group Type: 0A (Program Service PS)
RESP7	→0x0A	→ PTY: 00000b (Undefined)
		→ Address code: 10b = 2 (char 5, 6)
RESP8	→0xE1	Block C (ignored)
RESP9	→0x02	
RESP10	→0x44	Block D: 0x4445 →DE
RESP11	→0x45	
RESP12	→0x00	BLE: 0 (No Error)
		Current PS: "RDS DE"
		Complete Scrolling PS: "SILABS RDS DEMO"
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x0E	RDS FIFO Used: 0x0E = 14.
		(FIFO receives another group while querying)
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x20	Block B: 0x2007 → Group Type: 2A (Radio Text RT)
RESP7	→0x07	→ PTY: 00000b (Undefined)
		→ Address code: 0007b = 7 (char 29,30,31,32)
RESP8	→0x52	Block C: 0x5244 →RD
RESP9	→0x44	
RESP10	→0x53	Block D: 0x5320 →S
RESP11	→0x20	
RESP12	→0x00	BLE: 0 (No Error)
		Current RT: "Skyworks Solutions SI471x RDS"

Table 34. Programming Example for the FM/RDS Receiver (Continued)

Action	Data	Description
CMD	0x24	FM RDS STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x0D	RDS FIFO Used: 0x0D = 13.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x00	Block B: 0x000C → Group Type: 0A (Program Service PS)
RESP7	→0x0B	→ PTY: 00000b (Undefined)
		→ Address code: 11b = 3 (char 7,8)
RESP8	→0xE1	Block C (ignored)
RESP9	→0x02	
RESP10	→0x4D	Block D: 0x4D4F →MO
RESP11	→0x4F	
RESP12	→0x00	BLE: 0 (No Error)
		Current PS: "RDS DEMO"
		Complete Scrolling PS: "SILABS RDS DEMO"
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
+STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x0D	RDS FIFO Used: 0x0D = 13.
		(FIFO receives another group while querying)
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x20	Block B: 0x2008 → Group Type: 2A (Radio Text RT)
RESP7	→0x08	→ PTY: 00000b (Undefined)
		→ Address code: 0008b = 8 (char 33,34,35,36)
RESP8	→0x44	Block C: 0x4445 →DE
RESP9	→0x45	
RESP10	→0x4D	Block D: 0x4D4F →MO
RESP11	→0x4F	
RESP12	→0x00	BLE: 0 (No Error)
		Current RT: "Skyworks Solutions SI471x RDS DEMO"

Table 34. Programming Example for the FM/RDS Receiver (Continued)


Action	Data	Description
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x0C	RDS FIFO Used: 0x0C = 12.
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	` '
RESP6	→0x00	Block B: 0x000C → Group Type: 0A (Program Service PS)
RESP7	→0x0C	→ PTY: 00000b (Undefined)
		→ Address code: 00b = 0 (char 1,2)
RESP8	→0xE1	Block C (ignored)
RESP9	→0x02	
RESP10	→0x53	Block D: 0x5349 →SI
RESP11	→0x49	
RESP12	→0x00	BLE: 0 (No Error)
		Current PS: "SIS_DEMO" Complete Scrolling PS: "SILABS RDS DEMO"
CMD	0x24	FM_RDS_STATUS
ARG1	0x01	Clear RDS interrupt.
STATUS	→0x80	Reply Status. Clear-to-send (CTS) high. Seek/Tune
		Complete (STCINT) high.
RESP1	→0x01	Interrupt source: RDS received.
RESP2	→0x01	RDS Synchronized. No lost data.
RESP3	→0x0D	RDS FIFO Used: 0x0C = 12.
		(FIFO receives another group while querying)
RESP4	→0x40	Block A: 0x40A7 → PI Code: 0x40A7 (KSLB).
RESP5	→0xA7	
RESP6	→0x20	Block B: 0x2009 → Group Type: 2A (Radio Text RT)
RESP7	→0x09	→ PTY: 00000b (Undefined)
		→ Address code: 0009b = 9 (char 37,38,39,40)
RESP8	→0x0D	Block C: 0x0D00 → 'RET' 'NUL' (end of RT)
RESP9	→0x00	
RESP10	→0x00	Block D: 0x0000 → 'NUL' 'NUL'
RESP11	→0x00	
RESP12	→0x00	BLE: 0 (No Error)
		Current RT: "Skyworks Solutions SI471x RDS DEMO"
		- continue sending FM_RDS_STATUS until FIFO empty -
CMD	0x11	POWER_DOWN
STATUS	→0x80	Reply Status. Clear-to-send high.


The device sets the CTS bit (and optional interrupt) to indicate that it is ready to accept the next command. The CTS bit also indicates that the POWER_UP, GET_REV, POWER_DOWN, GET_PROPERTY, GET_INT_STATUS, FM_TUNE_STATUS, and FM_RSQ_STATUS commands have completed execution.


When performing a FM_TUNE_FREQ or FM_SEEK_START CTS will indicate that the device is ready to accept the next command even though the operation is not complete. GET_INT_STATUS or hardware interrupts should be used to query for the STC bit to be set prior to performing other commands. Use FM_TUNE_STATUS to clear the STC bit after it has been set.


11.2. Programming Example for the AM/LW/SW Receiver

The following flowchart shows an overview of how to program the AM/LW/SW receiver.












Table 35 provides an example of programming the AM/LW/SW receiver. The table is broken into three columns. The first column lists the action taking place: command (CMD), argument (ARG), status (STATUS) or response (RESP). For SET_PROPERTY commands, the property (PROP) and property data (PROPD) are indicated. The second column lists the data byte or bytes in hexadecimal that are being sent or received. An arrow preceding the data indicates data being sent from the device to the system controller. The third column describes the action.

Note that in some cases the default properties may be acceptable and no modification is necessary. Refer to Section "5. Commands and Properties" for a full description of each command and property.

Table 35. Programming Example for the AM/LW/SW Receiver

Action	Data	Description
Powerup in Digital M	ode	
CMD	0x01	POWER_UP
ARG1	0xC1	Set to AM/LW/SW Receive. Enable interrupts.
ARG2	0xB0	Set to Digital Audio Output
STATUS	→0x80	Reply Status. Clear-to-send high.
		Action: Ensure that DCLK and DFS are already supplied
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x01	DIGITAL_OUTPUT_SAMPLE_RATE
ARG3 (PROP)	0x04	
ARG4 (PROPD)	0xBB	Sample rate = 48000 Hz = 0xBB80
ARG5 (PROPD)	0x80	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x01	DIGITAL_OUTPUT_FORMAT
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x00	Mode: I ² S, stereo, 16bit, sample on rising edge of DCLK.
ARG5 (PROPD)	0x00	
STATUS	→0x80	Reply Status. Clear-to-send high.
		Action: Go to Configuration (bypass "Powerup in analog mode" section).
		The rest of the programming is the same as analog.
Powerup in Analog N	lode	
CMD	0x01	POWER_UP
ARG1	0xC1	Set to AM/LW/SW Receive. Enable interrupts.
ARG2	0x05	Set to Analog Audio Output
STATUS	→0x80	Reply Status. Clear-to-send high.
Configuration		
CMD	0x10	GET_REV
STATUS	→0x80	Reply Status. Clear-to-send high.
RESP1	→0x1F	Part Number, HEX (0x1F = 31 dec. = Si4731)
RESP2	→0x32	Firmware Major Rev, ASCII (0x32 = 2)
RESP3	→0x30	Firmware Minor Rev, ASCII (0x30 = 0)
RESP4	→0x85	Patch ID MSB, example only
RESP5	→0xC5	Patch ID LSB, example only
RESP6	→0x32	Component Firmware Major Rev, ASCII (0x32 = 2)
RESP7	→0x30	Component Firmware Minor Rev, ASCII (0x30 = 0)
RESP8	→0x42	Chip Rev, ASCII (0x42 = revB)

Table 35. Programming Example for the AM/LW/SW Receiver (Continued)

Action	Data	Description
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x00	GPO_IEN
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x00	Set STCIEN, ERRIEN, CTSIEN
ARG5 (PROPD)	0xC1	
STATUS	→0x80	Reply Status. Clear-to-send high.
	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x02	REFCLK_FREQ
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x7E	REFCLK = 32500 Hz
ARG5 (PROPD)	0xF4	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x02	REFCLK_PRESCALE
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x01	Divide by 400
ARG5 (PROPD)	0x90	(example RCLK = 13 MHz, REFCLK = 32500 Hz)
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x40	RX_VOLUME
ARG3 (PROP)	0x00	
ARG4 (PROPD)	0x00	Output Volume = 63
ARG5 (PROPD)	0x3F	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x31	AM_CHANNEL_FILTER
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x00	
ARG5 (PROPD)	0x01	4 kHz Bandwidth = 0x01
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
	0x31	AM_DEEMPHASIS
, ,	0x00	_
, ,	0x00	50 μs
, , ,	0x01	
, , ,	→0x80	Reply Status. Clear-to-send high.

Table 35. Programming Example for the AM/LW/SW Receiver (Continued)

Action	Data	Description
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x32	AM_RSQ_INTERRUPTS
ARG3 (PROP)	0x00	
ARG4 (PROPD)	0x00	Interrupt when SNR higher than RSQ SNR threshold
ARG5 (PROPD)	0x08	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x32	AM_RSQ_SNR_HIGH_THRESHOLD
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x00	
ARG5 (PROPD)	0x0A	10 dB = 0x0A
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x32	AM_RSQ_SNR_LOW_THRESHOLD
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x00	
ARG5 (PROPD)	0x0A	10 dB = 0x0A
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET PROPERTY
ARG1	0x00	_
ARG2 (PROP)	0x32	AM_RSQ_RSSI_HIGH_THRESHOLD
ARG3 (PROP)	0x03	
ARG4 (PROPD)	0x00	
ARG5 (PROPD)	0x1E	$30 \text{ dB}\mu\text{V} = 0x1\text{E}$
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	_
ARG2 (PROP)	0x32	AM_RSQ_RSSI_LOW_THRESHOLD
ARG3 (PROP)	0x04	
ARG4 (PROPD)	0x00	
ARG5 (PROPD)	0x0A	$10 \text{ dB}\mu\text{V} = 0\text{x}0\text{A}$
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x33	AM_SOFT_MUTE_MAX_ATTENUATION
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x00	
ARG5 (PROPD)	0x0A	10 dB attenuation = 0x0A
STATUS	→0x80	Reply Status. Clear-to-send high.
	1	1 /

Table 35. Programming Example for the AM/LW/SW Receiver (Continued)

Action	Data	Description
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x33	AM_SOFT_MUTE_SNR_THRESHOLD
ARG3 (PROP)	0x03	
ARG4 (PROPD)	0x00	
ARG5 (PROPD)	0x09	9 dB = 0x09
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x34	AM_SEEK_BAND_BOTTOM
ARG3 (PROP)	0x00	
ARG4 (PROPD)	0x02	520 kHz = 0x0208
ARG5 (PROPD)	0x08	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x34	AM_SEEK_BAND_TOP
ARG3 (PROP)	0x01	
ARG4 (PROPD)	0x06	1710 kHz = 0x06AE
ARG5 (PROPD)	0xAE	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x34	AM_SEEK_FREQ_SPACING
ARG3 (PROP)	0x02	
ARG4 (PROPD)	0x00	10 kHz = 0x000A
ARG5 (PROPD)	0x0A	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x34	AM_SEEK_SNR_THRESHOLD
ARG3 (PROP)	0x03	
ARG4 (PROPD)	0x00	0x000B = 11 dB
ARG5 (PROPD)	0x0B	
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x12	SET_PROPERTY
ARG1	0x00	
ARG2 (PROP)	0x34	AM_SEEK_RSSI_THRESHOLD
ARG3 (PROP)	0x04	
ARG4 (PROPD)	0x00	0x002A = 42 dBμV
ARG5 (PROPD)	0x2A	·
STATUS	→0x80	Reply Status. Clear-to-send high.

Table 35. Programming Example for the AM/LW/SW Receiver (Continued)

Action	Data	Description
CMD	0x40	AM_TUNE_FREQ
ARG1	0x00	
ARG2	0x03	Set frequency to 1000 kHz = 0x03E8
ARG3	0xE8	
ARG4	0x00	Automatically select tuning capacitor
ARG5	0x00	Reply Status. Clear-to-send high.
STATUS	→0x80	
CMD	0x14	GET_INT_STATUS
STATUS	→0x81	Reply Status. Clear-to-send high. STCINT = 1.
CMD	0x41	AM_SEEK_START
ARG1	0x0C	Seek up and wrap at band boundary
STATUS	→0x80	Reply Status. Clear-to-send high.
CMD	0x14	GET_INT_STATUS
STATUS	→0x81	Reply Status. Clear-to-send high. STCINT = 1.
CMD	0x42	AM_TUNE_STATUS
ARG1	0x01	Clear STC interrupt.
STATUS	→0x80	Reply Status. Clear-to-send high.
RESP1	→0x01	Channel is valid, AFC is not railed, and seek did not wrap at AM band
		boundary
RESP2	→0x03	Frequency = 0x03E8 = 1000 kHz
RESP3	→0xE8	
RESP4	→0x2A	RSSI = $0x2A = 42d = 42 dB\mu V$
RESP5	→0x1A	SNR = 0x1A = 26d = 26 dB
RESP6	→0x0D	Value the antenna tuning capacitor is set to.
RESP7	→0x95	0x0D95 = 3477 dec.
CMD	0x43	AM_RSQ_STATUS
ARG1	0x01	Clear STC interrupt.
STATUS	→0x80	Reply Status. Clear-to-send high.
RESP1	→0x00	No SNR high, low, RSSI high, or low interrupts.
RESP2	→0x01	Channel is valid, soft mute is not activated, and AFC is not railed
RESP3	→0x00	
RESP4	→0x2A	RSSI = $0x2A = 42d = 42 dB\mu V$
RESP5	→0x1A	SNR = 0x1A = 26d = 26 dB
CMD	0x11	POWER_DOWN
STATUS	→0x80	Reply Status. Clear-to-send high.

The device sets the CTS bit (and optional interrupt) to indicate that it is ready to accept the next command. The CTS bit also indicates that the POWER_UP, GET_REV, POWER_DOWN, GET_PROPERTY, GET_INT_STATUS, AM_TUNE_STATUS, and AM_RSQ_STATUS commands have completed execution.

When performing a AM_TUNE_FREQ or AM_SEEK_START CTS will indicate that the device is ready to accept the next command even though the operation is not complete. GET_INT_STATUS or hardware interrupts should be used to query for the STC bit to be set prior to performing other commands. Use AM_TUNE_STATUS to clear the STC bit after it has been set.

DOCUMENT CHANGE LIST

Revision 1.2 to Revision A

- Updated document revision numbering from decimal to alphanumeric.
- Removed "5.1. Commands and Properties for the FM/RDS Transmitter (Si4710/11/12/13/20/21)".
- Removed "5.4. Commands and Properties for the WB Receiver (Si4707/36/37/38/39/42/43)".
- Removed "11. FM Transmitter" section.
- Removed "12.1. Programming Example for the FM/RDS Transmitter".
- Removed Appendix A.
- Removed Appendix B.
- Removed references to FM Transmitter and WB Receiver.
- Changed "TX_TUNE_FREQ" to "FM_TUNE_FREQ".
- Removed references to Si4707, Si471x, Si472x, Si474x, Si4784, and Si4785.
- Removed reference to SAME function.
- Changed "station" to "frequency".

Revision 1.1 to Revision 1.2

- Added information that Digital Output is available in Si4704-D60 and later.
- Added errata for the digital audio input for three devices: Si4710-B30, Si4712-B30, Si4720-B20.

Revision 1.0 to Revision 1.1

- Added Si4704/05/30/31-D62 part information.
- Removed AUXIN components from Si4704/05/30/31/34/35-D60 parts.

Revision 0.9 to Revision 1.0

- Removed information about AUXIN components.
- Added notes to powerup command section.

Revision 0.8 to Revision 0.9

Added Si4732 AM/SW/LW/FM RDS Receiver support.

Revision 0.7 to Revision 0.8

- Corrected pin numbers of LIN and RIN for Si4704/05/3x-D60 parts.
- Added more explanations to property 0x1900 and 0x3103.
- Added AUXIN Components in Tables 33, 38, and 41.

Revision 0.6 to Revision 0.7

Added FM_BLEND_MAX_STEREO_SEPARATION property

Revision 0.5 to Revision 0.6

■ Added Appendix A and Appendix B.

Revision 0.41 to Revision 0.5

- Combined information in AN332 Rev. 0.41 and AN344 Rev. 0.4 into AN332 Rev. 0.5.
- Added information for Si47xx-D50 and Si47xx-D60 parts.

Revision 0.4 to Revision 0.41

Minor edits.

Revision 0.3 to Revision 0.4

- Added Si4704/05/30/31/34/35/36/37/38/39-C40 receiver support and additional AM properties.
- Added Si4784/85-B20 receiver support.
- Updated product matrix in Table 1.
- Updated with corrections to couple commands and properties.

Revision 0.2 to Revision 0.3

- Added notes to AM/SW/LW Receiver Reference Clock section.
- Removed Si4706/07/4x-related material.
- Updated product matrix in Table 1.

Revision 0.1 to Revision 0.2

- Updated Product Matrix in Table 1.
- Added Si4706 FM and High-Performance RDS Receiver support.
- Added Si4707 WB/SAME Receiver support.
- Added Si4740/41 multipath, blend, and AGC properties.
- Added Si4749 High-Performance RDS Receiver support.
- Updated Firmware, Library, and Component Compatibility tables.
- Added Command Timing Parameters for the WB Receiver.
- Updated FM Transmitter maximum audio volume recommendations.

Copyright © 2007-2011, 2013-2014, 2021, 2024, Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5°, SkyOne°, SkyBlue™, Skyworks Green™, ClockBuilder®, DSPLL®, ISOmodem®, ProSLIC®, SiPHY®, and RFelC® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.