

General Description

The SC1869 is part of Scintera's 2nd generation RF PA linearizer (RFPAL™) family providing increased ACLR correction over the previous generation as well as support for EVDO, TD-SCDMA, WiMAX®, HSDPA, LTE and TD-LTE waveforms. The SC1869 is a fully-adaptive, RFin/RFout predistortion linearization solution that precisely compensates RF power amplifier (PA) nonlinearities including AM/AM and AM/PM distortion, spectral regrowth, memory effects and other system level impairments.

The SC1869 substantially increases power amplifier efficiency by reducing out-of-band energy. The SC1869 is a complete system-on-chip (SoC) solution optimized for Class A/AB RF power amplifiers operating at an average power level of 500mW to 10W (RMS). The SC1869 measures the feedback signal from the power amplifier output, and optimizes the correction function by minimizing distortion. SC1869 correction function is generated using RF-domain analog signal processing allowing the SC1869 to operate at very low power consumption.

Applications

- Cellular Infrastructure (Targeting Small Cells)
 - Single Carrier, Multi-Carrier/Standard: WCDMA/EVDO, TD-SCDMA, WiMAX, WCDMA/HSDPA, LTE & TD-LTE
 - RRU, Tower Mounted PAs, Booster Amplifiers, Microcells, Picocells, Enterprise Femtocells, DAS, AAS and MIMO Systems
- Other Applications
 - Software-Defined Radios (SDR), HMS/Mobile Military Communications and White Space
 - Public Safety Mobile and Portable Transmitters
 - Customer Premises Equipment
 - Any Application Requiring Linearization of Class A/AB PAs
- Wide Range of PAs and Output Power
 - Amplifier: Class A/AB
 - PA output power: up to 10W (RMS)
 - PA Process: LDMOS, GaAs and InGaP

Features


- RFin/RFout PA Linearizer SoC in Standard CMOS
- Fully Adaptive Compensation
- Low Power Consumption:
 - Duty-Cycled (9%) Feedback: 420mW
 - Full Adaptation: 1.06W
- Frequency Range: 698MHz to 2800MHz
- Input Signal Bandwidth: Up to 20MHz
- Up to 28dB ACLR and 38dB IMD Improvement*
- Packaged in 9mm x 9mm QFN Package
- Operating Case Temperature: -40°C to +100°C
- Fully RoHS Compliant, Green Materials
- Pin Compatible with SC1887 and SC1869

Benefits

- Ease of Use
 - Integrated RFin/RFout Solution
 - Operates Over Wide Frequency Band
 - No Software Development Required
 - No Training, Algorithm Development, Control Required – Automatically Calibrates and Adjusts to the Signal and PA Environment
 - Supports Wide Range of Modulation Schemes
- Smaller Total System Form Factors
 - Reduced Heat Sink Size and Weight
 - Small Implementation Size (< 6.5 cm²)
- Reduces Operating Costs
 - Reduces Energy Consumption Supporting Green Initiatives
 - Reduces Amplifier Power Consumption and Thermal Dissipation
 - Increases Amplifier Reliability
- Reduces BOM Costs and Total Volume
 - Power Supply, Heat Sink and Enclosure
 - Reduced Back-off Reduces Transistor Costs

*Performance dependent on amplifier, bias, and waveform.

Application Block Diagram




Introduction to Predistortion Using the SC1869

Wideband signals in today's telecommunications systems have high peak-to-average ratios and stringent spectral regrowth specifications. These specifications place high linearity demands on power amplifiers. Linearity may be achieved by backing off output power at the price of reducing efficiency. However, this increases the component and operating costs of the power amplifier. Better linearity may be achieved through the use of digital predistortion and other linearization techniques, but many of these are time consuming and costly to implement.

Wireless service providers are deploying networks with wider coverage, greater subscriber density, and higher data rates. These networks require more efficient power amplifiers. Additionally, the emergence of distributed architectures and active antenna systems is driving the need for smaller and more efficient power amplifier implementations. Further, there continues to be a strong push toward reducing the total capital and operating costs of base stations.

With the SC1869, the complex signal processing is done in the RF domain resulting in a simple system-on-chip that offers wide signal bandwidth, broad frequency of operation, and very low power consumption. It is an elegant solution that reduces development costs and speeds time to market. Applicable across a broad range of signals—including 2G, 3G, 4G wireless, and other modulation types—the powerful analog signal processing engine is capable of linearizing the most efficient power amplifier topologies. The SC1869 is a true RFin and RFout solution, supporting modular power amplifier designs that are independent of the baseband and transceiver subsystems. The SC1869 delivers the required efficiency and performance demanded by today's wireless systems.

Pin Configuration (Top View)



Pin Description

PIN	NAME	TYPE	FUNCTION
1	DVDD18	Supply	+1.8V DC Supply Voltage for digital circuits.
2	RESERVED1	Analog Out Reserved	Do not connect. Reserved for internal use.
3	RESERVED2	Analog Out Reserved	Do not connect. Reserved for internal use.
4	AVDD18	Supply	+1.8V DC Supply Voltage for analog circuits.
5	AVDD33	Supply	+3.3V DC Supply Voltage for analog circuits.
6	GND	Supply	Ground.
7	GND	RF Shield	Ground for shield of RF signal.
8	RFOUTP	Analog Out	RF Output Signal, differential output. See S-parameters for complex impedance values.
9	RFOUTN		
10	GND	RF Shield	Ground for shield of RF signal.
11	AVDD18	Supply	+1.8V DC Supply Voltage for analog circuits.
12	AVDD18	Supply	+1.8V DC Supply Voltage for analog circuits.
13	ENVOUTP	Analog Out Reserved	Envelope Out. Do not connect. Reserved for future use.
14	ENVOUTN		
15	GND	Supply	Ground.
16	BGRES	Analog In	Bandgap Resistor.
17	AVDD33	Supply	+3.3V DC Supply Voltage for analog circuits.
18	GND	RF Shield	Ground for shield of RF signal.
19	RFINP	Analog In	RF Input Signal, differential input. See S-parameters for complex impedance values.
20	RFINN		
21	GND	RF Shield	Ground for shield of RF signal.
22	AVDD18	Supply	+1.8V DC Supply Voltage for analog circuits.
23	AVDD33	Supply	+3.3V DC Supply Voltage for analog circuits.
24	ADCIN1P	Analog In Reserved	Do not connect. Reserved for future use. Low frequency ADC#1 positive analog input (requires separate FW activation).
25	ADCIN1N		Do not connect. Reserved for future use. Low frequency ADC#1 negative analog input (requires separate FW activation).
26	ADCIN2P	Analog In Reserved	Do not connect. Reserved for future use. Low frequency ADC#2 positive analog input (requires separate FW activation).
27	ADCIN2N		Do not connect. Reserved for future use. Low frequency ADC#2 negative analog input (requires separate FW activation).
28	AVDD33	Supply	+3.3V DC Supply Voltage for analog circuits.
29	GND	RF Shield	Ground for shield of RF signal.
30	RFFBP	Analog In	RF Feedback Signal, differential input. See S-parameters for complex impedance values.
31	RFFBN		
32	GND	RF Shield	Ground for shield of RF signal.

Pin Description (continued)

PIN	NAME	TYPE	FUNCTION
33	FLTCAP0P	Analog Out	Dedicated external filter capacitor #0.
34	FLTCAP0N		
35	AVDD18	Supply	+1.8V DC Supply Voltage for analog circuits.
36	AVDD18	Supply	+1.8V DC Supply Voltage for analog circuits.
37	FLTCAP1P	Analog Out	Dedicated external filter capacitor #1.
38	FLTCAP1N		
39	FLTCAP2P	Analog Out	Dedicated external filter capacitor #2.
40	FLTCAP2N		
41	AVDD18	Supply	+1.8V DC Supply Voltage for analog circuits.
42	AVDD18	Supply	+1.8V DC Supply Voltage for analog circuits.
43	FLTCAP3P	Analog Out	Dedicated external filter capacitor #3.
44	FLTCAP3N		
45	XTALI	Analog In	20 MHz clock reference from crystal or resonator.
46	XTALO	Analog Out	
47	AVDD18	Supply	+1.8V DC Supply Voltage for analog circuits.
48	DVDD18	Supply	+1.8V DC Supply Voltage for digital circuits.
49	RESETN	Digital In	Reset when "Low". Has internal pull-up to DVDD33.
50	WDTEN	Digital In Reserved	Watch Dog Timer Enable. WDTEN enabled when high. Has internal pull-up to DVDD33. See applications schematic for further details.
51	SCLK	Digital In	SPI clock. Has internal pulldown to GND.
52	SSN	Digital In	SPI slave select enabled "Low". Has internal pull-up to DVDD33.
53	SDI	Digital In	SPI slave data input to RFPAL. Has internal pulldown to GND.
54	SDO	Digital Out	SPI slave data output from RFPAL. Three-state. DVDD33 logic.
55	DVDD18	Supply	+1.8V DC Supply Voltage for digital circuits.
56	TXENB	Digital In Reserved	Transmit Enable. Do not connect. Reserved for future use. Has internal pullup to DVDD33. See applications schematic for further details.
57	STATO	Digital Out	General purpose Status Output as defined in Firmware Release Notes. Open-drain output with internal pullup to DVDD33.
58	DVDD33	Supply	+3.3V DC Supply Voltage for digital circuits.
59	DVDD18	Supply	+1.8V DC Supply Voltage for digital circuits.
60	TESTSEL0	Digital In	Test Select 0. Required for FW upgrades. Has internal pulldown to GND. See applications schematic for further details.
61	TESTSEL1	Digital In Reserved	Do not connect. Reserved for internal use. Has internal pulldown to GND.
62	TESTSEL2	Digital In Reserved	Do not connect. Reserved for internal use. Has internal pulldown to GND.
63	RESERVED8	Digital In Reserved	Do not connect. Reserved for internal use. Has internal pulldown to GND.
64	DVDD18	Supply	+1.8V DC Supply Voltage for digital circuits.
65	GNDPAD	Supply	Common Ground for entire integrated circuit. Also provides path for thermal dissipation.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VDD33 to GND)..... -0.3V to +3.8V
 Supply Voltage (VDD18 to GND)..... -0.2V to +2.2V
 Input Voltage (1.8V pins) ... -0.2V to (VDD18 + 0.2V)
 Input Voltage (3.3V pins) ... -0.3V to (VDD33 + 0.3V)
 Input into the Balun (RMS) +7dBm
 Junction Temperature +150°C
 Storage Temperature -65°C to +150°C

OPERATING RATING

Operating Case Temperature.....-40°C to +100°C

Warning: Any stress beyond the ranges indicated may damage the device permanently. The specified stress ratings do not imply functional performance in these ranges. Exposure of the device to the absolute maximum ratings for extended periods of time is likely to degrade the reliability of this product.

DC CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNITS
Supply Voltage (VDD33 to GND)	3.1	3.3	3.5	V
Supply Voltage (VDD18 to GND)	1.7	1.8	1.9	V
Supply Peak Current (VDD33 to GND) ^{1,2,3, 5}		59		mA
Supply Peak Current (VDD18 to GND) ^{1,2,3, 5}		592		mA
Average Power Dissipation: Full-Scale Adaptation, Track		1060		mW
Average Power Dissipation: Duty-Cycled Feedback ^{2,4,5}		350		mW

Note 1: Peak current includes supply decoupling network. Refer to Hardware Design Guide for proper sizing of the on-board regulators.

Note 2: Characterized at typical voltages, +25°C operating case temperature and 20MHz input signal BW.

Note 3: Continuous adaptation and tracking (100% duty-cycled feedback).

Note 4: Duty-cycled feedback power dissipations averaged over ON time of 100ms (9%) and OFF time of 1.024s (91%).

Note 5: Power dissipation may be FW dependent. Refer to the FW release notes for any changes to values listed above.

RADIO FREQUENCY SIGNALS

PARAMETER	SYMBOL	CONDITIONS	MIN	RECOMMENDED	MAX	UNITS
Operating Frequency ¹	f		698		2800	MHz
RFIN_BLN Range for Maximum Correction	P _{RFIN_BLN_P}	Peak power	-4	4	6	dBm
RFIN_BLN Range for Maximum Correction	P _{RFIN_BLN}	RMS power ²	-9	-6	-4	dBm
RFFB_BLN Range for Maximum Correction	P _{RFFB_BLN_P}	Peak power	-14	-4	-2	dBm
RFFB_BLN Range for Maximum Correction	P _{RFFB_BLN}	RMS power ²	-19	-14	-12	dBm
RFIN_BLN Operating Range	P _{RFIN_BLN}	RMS power ²	-40		-4	dBm
RFFB_BLN Operating Range	P _{RFFB_BLN}	RMS power ²	-45		-12	dBm
RF Input Signal Peak-to Avg. Ratio ³	PAR _{IN}	CCDF ⁴ probability = 10 ⁻⁴		5 to 10		dB
Input Signal Bandwidth	BW _{signal}		1.2		20	MHz
Noise Power ⁵		Referred to 0dBm at PA input		-140	-137	dBm/Hz

Note 1: See Operating Frequency Ranges table for frequency limits of each defined band.

Note 2: A peak to average ratio (PAR) of 5dB to 10dB is used for this table.

Note 3: Higher PAR values can be supported but at a reduction to a combination of the input signal range and IM correction limits.

Note 4: CCDF = complementary cumulative distribution function; a measurement of peak to average ratio or crest factor.

Note 5: Worst case over PVT.

OPERATING FREQUENCY RANGES

FREQUENCY RANGE ¹	RECOMMENDED APPLICATIONS	DESIGNATION
698MHz to 960MHz	Lowband cellular (698MHz to 960MHz)	-04
800MHz to 1600MHz	IF for SATCOMM (1000MHz to 1400MHz)	-05
1350MHz to 2700MHz	LTE for Japan (1400MHz to 1510MHz)	-06
1600MHz to 2800MHz	Highband cellular (1600MHz to 2800MHz)	-07


Note 1: Default is -07. May be reprogrammed by user for other ranges listed above. Refer to Design Guide for programming information.

DIGITAL I/O—DC CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS Input Logic-Low	V_{IL}		-0.3		0.8	V
CMOS Input Logic-High	V_{IH}	$V_{DD} = 3.3V$	2.0			V
CMOS Output Logic-Low	V_{OL}				0.4	V
CMOS Output Logic-High	V_{OH}	$V_{DD} = 3.3V$	2.4			V
SDO CMOS Output Current	I_{OL}/I_{OH}	Three-State	-4.0		+4.0	mA
STATO CMOS Output Current	I_{OL}/I_{OH}	Open Drain	-4.0		0.0	mA

SERIAL PERIPHERAL INTERFACE (SPI) BUS SPECIFICATIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Select Setup Time	t_{SS}		100			ns
Select Hold Time	t_{SH}		250			ns
Select Disable Time	t_{DIS}		100			ns
Data Setup Time	t_{DS}		25			ns
Data Hold Time	t_{DH}		45			ns
Rise Time	t_R				25	ns
Fall Time	t_F				25	ns
Clock Period	t_{CP}		250			ns
Clock High Time	t_{CH}		100			ns
Time to Output Valid	t_{OV}				100	ns
Output Data Disable	t_{OD}				0	ns



Use of the SPI is optional as SC1889 is capable of fully autonomous operation. Use of the SPI interface offers the user access to certain monitoring and diagnostic functions, as well as other planned advanced features. The SPI bus interface is also used to program the internal EEPROM, allowing changes to the operating frequency range, field upgrades, and firmware updates.

CRYSTAL REQUIREMENTS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ESR					50	Ω
Capacitive Load to Ground				10	12	pF
Frequency Accuracy					250	ppm
Frequency Drift		Including aging and temperature			100	ppm

Top Mark



LINE	TOP MARK	DESCRIPTION
1	SCINTERA	Company Name
2	SC1869	Product Part Number
2	A	Product Revision
2		Product Configuration (PC): BLANK = RFPAL Base Configuration
3	XXXXXXXXXX	Foundry Lot Number (up to 10 characters)
4	WW	Date Code - Work Week
4	YY	Date Code - Year
4	RRRR	Reserved

ESD



ESD (Electrostatic discharge) sensitive device. Although this product incorporates ESD protection circuitry, permanent damage may occur on devices subjected to electrostatic discharges. Proper ESD precautions are recommended to avoid performance degradation or device failure.

ELECTROSTATIC DISCHARGE (ESD) PROTECTION CHARACTERISTICS

TEST METHODOLOGY	CLASS	VOLTAGE	UNIT
Human Body Model (per JESD22-A114)	1C	1000	V
Charge Device Model (per JESD22-C101)	II	250	V

Ordering Information

PART	DESCRIPTION
SC1869A-00B00	IC, RFPAL, 698MHz to 2800MHz, FW3.0.21.01

Shipping designator:

E = 7" tape and reel.

Append shipping designator (E) at end of part number. If left blank, designates bulk shipping option.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0.1	7/14	Initial release	—

Scintera and RFPAL are trademarks of Maxim Integrated Products, Inc..
WiMAX is a registered certification mark and registered service mark of WiMAX Forum.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.