

# TLE9012DQU, TLE9015DQU

Z8F80064984

## Preface

### Scope and purpose

This document describes the usage of the multi-cell monitoring and balancing IC TLE9012DQU and the transceiver TLE9015DQU designed for Li-ion battery packs used in hybrid electric vehicles (HEV), plug-in hybrid electric vehicles (PHEV), battery electric vehicles (BEV) as well as in stationary Lithium-Ion batteries.

Please also refer to the corresponding datasheets.

### Intended audience

This document is intended for engineers who develop applications.

---

**Table of contents**

**Table of contents**

<b>Preface .....</b>	1
<b>Table of contents .....</b>	2
<b>1 Demo kit .....</b>	5
1.1 Getting started .....	5
1.1.1 Hardware elements of the demo kit .....	5
1.1.2 Hardware connection .....	5
1.1.3 13-wire setup .....	8
1.1.4 Flashing the AURIX hardware kit .....	9
1.1.4.1 DAS tool .....	9
1.1.4.2 MemTool .....	9
1.1.4.3 Aurix flashing .....	9
1.1.4.4 Terminal .....	16
<b>2 Hardware guideline .....</b>	19
2.1 Application schematic of one Cell Supervision Circuit (CSC) .....	19
2.1.1 BOM - EMC, filter and balancing circuit .....	19
2.1.2 BOM - communication circuit between Cell Supervision Circuits .....	21
2.1.3 BOM - other supporting components for Cell Supervision Circuits .....	22
2.1.4 BOM - iso UART termination network .....	24
2.1.5 Layout guideline .....	24
2.1.6 Guidance for unused pins .....	26
2.1.6.1 Unused input pins .....	26
2.1.6.2 Unused output pins .....	27
2.1.7 Use of CSC with less than 12 cells .....	27
2.2 Application schematic transceiver circuit .....	29
2.2.1 BOM - communication circuit .....	29
2.2.2 BOM - other supporting components .....	30
2.3 CSC evaluation board .....	31
2.4 Transceiver evaluation board .....	32
2.5 Typical chip performance .....	33
2.6 EEPROM .....	36
2.7 13-wire setup .....	37
2.8 iso UART communication interface .....	38
2.8.1 Introduction .....	38
2.8.2 Physical layer overview .....	38
2.8.3 iso UART measurement point .....	39
2.8.4 Capacitive coupled signal .....	40
2.8.5 Transformer coupled signals .....	41
<b>3 Software guideline .....</b>	49

---

**Table of contents**

3.1	Initialization .....	49
3.1.1	CRC .....	51
3.1.2	Read back of configuration registers .....	52
3.2	Configuration .....	52
3.2.1	Partitioning config .....	52
3.2.2	Cell voltage thresholds .....	52
3.2.3	Open load diagnostics .....	53
3.2.4	NTC temperature measurement configuration .....	54
3.2.5	Balancing current thresholds .....	54
3.3	Cell voltage measurement .....	55
3.3.1	Primary cell voltage measurement .....	55
3.3.2	Block voltage measurement .....	56
3.3.3	Bipolar auxiliary voltage measurement .....	56
3.4	Calculations .....	57
3.4.1	Voltage, PCVM, SCVM, BVM .....	57
3.4.2	Temperature measurement unit .....	58
3.5	Balancing .....	58
3.6	Sleep mode and register reset .....	59
3.6.1	Sleep mode .....	59
3.6.2	Sleep mode registers reset .....	59
<b>4</b>	<b>Registers .....</b>	<b>61</b>
4.1	Registers overview .....	61
4.2	Registers overview - REG (ascending offset address) .....	61
4.3	Partitioning config (supplied in sleep) .....	64
4.4	Cell voltage thresholds (supplied in sleep) .....	65
4.5	Cell voltage thresholds (supplied in sleep) .....	66
4.6	Temperature measurement configuration (supplied in sleep) .....	67
4.7	Internal temperature measurement configuration (supplied in sleep) .....	68
4.8	Round robin ERR counters (supplied in sleep) .....	69
4.9	Round robin configuration (supplied in sleep) .....	70
4.10	ERR pin / EMM mask (supplied in sleep) .....	72
4.11	General diagnostics (supplied in sleep) .....	74
4.12	Cell voltage supervision warning flags UV (supplied in sleep) .....	77
4.13	Cell voltage supervision warning flags OV (supplied in sleep) .....	78
4.14	External overtemperature warning flags (supplied in sleep) .....	79
4.15	Diagnostics open load (supplied in sleep) .....	81
4.16	REG_CRC_ERR (supplied in sleep) .....	82
4.17	Cell voltage supervision warning flags UV (supplied in sleep) .....	83
4.18	Cell voltage supervision warning flags OV (supplied in sleep) .....	84
4.19	Operation mode .....	85
4.20	Balancing current thresholds .....	86
4.21	Balance settings .....	87

---

**Table of contents**

4.22	Auxiliary voltage measurement configuration .....	88
4.23	Measurement control .....	90
4.24	Primary cell voltage measurement i .....	92
4.25	SCVM highest cell voltage .....	93
4.26	SCVM lowest cell voltage .....	94
4.27	Stress correction PCVM .....	95
4.28	Block voltage measurement .....	96
4.29	Temp result 0 .....	97
4.30	Temp result 1 .....	98
4.31	Temp result 2 .....	99
4.32	Temp result 3 .....	100
4.33	Temp result 4 .....	101
4.34	Temp result R diagnose .....	102
4.35	Chip temperature .....	103
4.36	Multiread command .....	104
4.37	Multiread configuration .....	105
4.38	Passive balancing diagnostics OVERCURRENT .....	106
4.39	Passive balancing diagnostics UNDERCURRENT .....	107
4.40	Chip temperature 2 .....	108
4.41	Configuration .....	109
4.42	General purpose input / output .....	110
4.43	PWM settings .....	112
4.44	IC version and manufacturing ID .....	113
4.45	Mailbox register .....	114
4.46	Customer ID 0 .....	115
4.47	Customer ID 1 .....	116
4.48	Watchdog counter .....	117
4.49	SCVM configuration .....	118
4.50	Stress correction AUX .....	119
4.51	Balancing PWM .....	120
4.52	Balancing counter register 0 .....	121
4.53	Balancing counter register 1 .....	122
4.54	Balancing counter register 2 .....	123
4.55	Balancing counter register 3 .....	124
	<b>Revision history .....</b>	125
	<b>Disclaimer .....</b>	126

## 1 Demo kit

### 1 Demo kit


#### 1.1 Getting started

##### 1.1.1 Hardware elements of the demo kit

*Note: All different versions of the evaluation boards are compatible to each other and can be used in the same daisy chain.*

The following hardware is necessary to start with the TLE9012DQU demo kit:

- TLE9012DQU demo board
- At least 1x iso UART cable
- TLE9015DQU transceiver board
- AURIX™ TC265 TFT application kit
- 12 V power supply
- Micro USB cable
- Power supply for the resistor ladder (5 V - 60 V)
- Optional: 12 Li-Ion cells (instead of resistor ladder)



**Figure 1** Demo kit BMS


##### 1.1.2 Hardware connection

The hardware is connected as follows:

- The TLE9015DQU transceiver board is plugged onto the AURIX™ board (orientation as in figure [Demo kit BMS](#)).
- A resistor ladder is included on the sensing IC demo board and already connected through a solder bridge.
- The sensing IC demo board must be supplied with a voltage between 5 V - 60 V.

## 1 Demo kit


- The AURIX™ board must be supplied with a 12 V power supply and connected to a PC via a USB cable.
- The iso UART cable (blue/white) connects the transceiver board with the sensing board.



**Figure 2** Sensing IC demo board

Note: The sensing IC demo board can be connected either to cells (if the board should be connected to a battery pack, the solder bridges need to be removed see figure [Sensing IC demo board solder bridge](#)) or to a power supply using the on-board resistor ladder. If the resistor ladder is used, an open load error is wrongly detected and the corresponding bit in the general diagnostics register (GEN\_DIAG) is set. This is because the internal resistance of Li-Ion cells is much smaller than the resistance of the resistor ladder. The open load error can be deactivated by setting the bitfields OL\_OV\_THR.OL\_THR\_MAX and OL\_UV\_THR.OL\_THR\_MIN to 00<sub>H</sub>. All other functions such as cell voltage measurement, temperature etc. are possible without limitation.

1 Demo kit



**Figure 3** Sensing IC demo board solder bridges

Note: The transceiver IC demo board can be supplemented with additional transformers. In order to be able to use the demo board with transformers, the  $0\ \Omega$  resistors R99, R100, R101 and R102 must be removed and the transformers have to be placed at Tx depending on the footprint (see figure below).

1 Demo kit





Figure 4 Transceiver IC demo board bottom

### 1.1.3 13-wire setup

The BMS sensing board can be used in a 13-wire or 15-wire configuration (see [13-wire setup](#)). For a 13-wire setup, the solder bridges X30 and X31 must be soldered.

## 1 Demo kit



**Figure 5** 13-wire setup

### 1.1.4 Flashing the AURIX hardware kit

The following steps are required to setup the framework for the demo kit.

#### 1.1.4.1 DAS tool

The DAS tool is a USB driver software provided by Infineon. It is required to connect the AURIX™ hardware kit to the PC environment. The latest version can be found here: [Link to DAS tool](#)

To start the installation, administrator privileges are requirement and the terms of use need to be accepted. After the successful installation of DAS, the PC should be able to detect the AURIX™ kit under the COM port settings in the device manager.

#### 1.1.4.2 MemTool


The MemTool is a software from Infineon for on-chip flash programming. The latest version can be found here: [Link to MemTool](#)

Click “Accept & Open” to download the software and run the installation afterwards.

#### 1.1.4.3 Aurix flashing

The AURIX™ kit needs to be connected to a 12 V power supply. A USB cable connects the board to the PC.


**1 Demo kit**



**Figure 6      AURIX™ power supply and USB connection**

Press the “START” button to initialize. When LED D10 lights up, the AURIX™ has started up successfully.


1 Demo kit



**Figure 7      AURIX initialize**


Open the device manager and expand “Universal Serial Bus controllers”. Right click on “Infineon DAS JDS COM” to open the properties. Select the tab “Advanced”, check “Load VCP” and click “OK”.

## 1 Demo kit



**Figure 8 Configuration of the COM port**


Disconnect the USB cable and power supply and reconnect. After pressing “START”, check the COM port number in the device manager by expanding “Ports (COM & LPT)”. A port number is assigned to the AURIX™ kit.



**Figure 9 Infineon DAS JDS COM port**

Open the MemTool and go to “Target” → “Change...”.


## 1 Demo kit



**Figure 10      Select target configuration**

Click on “New” and select “Use a default target configuration”. Expand “TriCore Aurix” → “Application Kits (DAS)”. Select “Application Kit with TC267D B-Step(DAS)” as shown in figure [Create or use default](#).


## 1 Demo kit



**Figure 11      Create or use default**


Click “Finish” and save the target configuration file, then select “OK”. After selecting the target configuration, click on “Connect”. If the connection is successful, you will be able to see this message “ready for MemTool Command”. Click on “Open File ...”.

## 1 Demo kit



**Figure 12      MemTool**

Select the \*.hex file “Infineon\_TLE9015DQU\_TLE9012DQU\_TC265.hex” stored on MyICP. Click “Select All” and afterwards “Add Sel”. To flash the AURIX™, select “Program all”. Once successful, you can see the message shown in figure [Execute MemTool command](#).




**Figure 13      Execute MemTool command**

## 1 Demo kit

*Note: For further details or support on how to flash the AURIX TM TFT kit, please refer to <https://www.infineon.com/aurix>*

### 1.1.4.4 Terminal

A terminal program (e.g. TeraTerm) can be used to communicate with the BMS IC. The configuration of the serial port is shown in figure [Serial port setup](#).



**Figure 14      Serial port setup**

After successful configuration, a user manual is available by sending “?”.

## 1 Demo kit

```

COM7 - Tera Term VT
File Edit Setup Control Window Help
?

TLE9012 Sensing IC evaluation(Ver v3.0)
=====
CS> Change UART communication speed eg CS 1000000 -->UART baudrate change to 1Mb
ps
CU> CU 2 -->B11 : CU 1-->A11
IL> Power up transceiver and wakeup from low side
IH> Power up transceiver and wakeup from high side
D> Power down transceiver and sensing IC and disable IBCB Communication
SN> Set number of slaves for broadcast read command E.g. SN 3 will set 3 slaves
in the chain
K> Set kicking time for watchdog <ms>. E.g K 10
ERRQR> Reset Transceiver error E.g. ERRQR 0, set Low. After error reset, remember
to set ERRQR to high
nsleep> Put Transceiver to sleep E.g nsleep 0, set Low
error> report transceiver error pins status
RL> single register read data from low side
RH> single register read data from high side
    RL ID ADD E.g. RL 1 e ==> Read device 1 address e
WL> single register write data from low side
WH> single register write data from high side
    WL ID AA DDDD E.g. WL 0 e 0201 ==> Write data to device 0 of address E
BRL> Broadcast read command from low side
BRH> Broadcast read command from high side
    BRL 0 ADD E.g. BRL 0 e ==> Read all devices at address from low side
BWL> Broadcast write command from low side
BWH> Broadcast write command from high side
    BWL 0 ADD DDDD E.g. BWL 0 2e 1234 ==> write data 1234 into all devices at ad
dress 2E from low side

```

**Figure 15      TeraTerm user manual**

There is the possibility to load a script into the terminal, which will perform several lines of commands. Drag & drop can be used to load the script in the terminal. A script, which reads out all the cell voltage is provided on MyICP “TC265TFT\_BMS\_init\_CVM\_1\_Slave\_Terminal.txt”.

```


IL
IL OK
K 500
Watchdog kicking time change to 500 ms
WL 0 36 0881
WL 0 36 0000b OK 8002
wl 1 1 0FFF
wl 1 0 0000b OK 8002
wl 1 b 0000
wl 1 0b 000000 OK 8000
wl 1 0 000000
wl 1 b 0000002 OK 8000
wl 1 18 ec21
WL 1 18 000000 OK 8000
rl 1 24
RL 1 24 0055a7 OK 8000
rl 1 23
RL 1 23 0055b2 OK 8000
rl 1 22
RL 1 22 005586 OK 8000
rl 1 21
RL 1 21 0055a9 OK 8000
rl 1 20
RL 1 20 005594 OK 8000
rl 1 1F
RL 1 1F 0055ad OK 8000
rl 1 1E
RL 1 1E 00559c OK 8000
rl 1 1D
RL 1 1D 00558b OK 8000
rl 1 1c
RL 1 1c 005593 OK 8000
rl 1 1b
RL 1 1b 0055b6 OK 8000
rl 1 1a
RL 1 1a 0055ab OK 8000
rl 1 19
RL 1 19 0055a0 OK 8000

```

**Figure 16      Terminal script to read out all PCVMs**

The result registers can be copied into an Excel sheet to calculate the cell voltages (in mV) out of the hex register values. Therefore, the lines shown in figure [Terminal script to read out all PCVMs](#) need to be marked and copied by selecting “Edit” → “Copy table”. Based on the “TC265TFT\_BMS\_init\_PCVM\_1\_Slave\_Terminal.txt” file is an Excel sheet at the Infineon BMS MyICP available to convert the received register results to cell voltages in mV. The Excel sheet is shown in figure [TLE9012DQU\\_CVM.xlsx Excel sheet to calculate the cell voltages in mV](#). The copied data has to be pasted at the indicated cell H3.

## 1 Demo kit



The screenshot shows a Microsoft Excel spreadsheet titled "Single\_IC\_TLE9012\_CVM.xlsx - Microsoft Excel". The ribbon menu is visible at the top, with the "Home" tab selected. The table below has columns labeled A through I. Column A is "IC Nr. xxx", column B is "Channel", and column C is "TeraTerm [mV]". Columns D through I are empty and labeled "Info". Row 1 contains the header information. Rows 2 through 14 contain data points, all of which have their "TeraTerm [mV]" value set to 0,0. The cell H3 is highlighted in yellow.

IC Nr. xxx	Channel	TeraTerm [mV]					Info	
1								
2								
3	12	0,0	0					
4	11	0,0	0					
5	10	0,0	0					
6	9	0,0	0					
7	8	0,0	0					
8	7	0,0	0					
9	6	0,0	0					
10	5	0,0	0					
11	4	0,0	0					
12	3	0,0	0					
13	2	0,0	0					
14	1	0,0	0					
15								
16								
17								


**Figure 17**

**TLE9012DQU\_CVM.xlsx Excel sheet to calculate the cell voltages in mV**

## 2 Hardware guideline

### 2 Hardware guideline

#### 2.1 Application schematic of one Cell Supervision Circuit (CSC)



**Figure 18** Schematic of one CSC

##### 2.1.1 BOM - EMC, filter and balancing circuit

**Table 1** BOM - EMC, filter and balancing circuit

Name	Symbol	Status as is on evaluation board						Possible optimization	Layout hints and general comments
		Min.	Type	Max.	Unit	Packag e	Charact eristics		
(table continues...)									

## 2 Hardware guideline

**Table 1** (continued) BOM - EMC, filter and balancing circuit

Filter capacitor or Un+1/Un	$C_F$	50	330	1000	nF	SM0603	16 V, open mode principal preferred	330 nF	Other voltage rating e.g. 10 V also possible and can be reduced to e.g. 0402.	Should be placed as close as possible to the Un pins, especially important for $C_F$ between U11 and U12 (see <a href="#">Layout guideline</a> )
Filter capacitor Gn/Un	$C_{FB}$	11	100	500	nF	SM0402	50 V, open mode principal preferred	100 nF	Other voltage rating e.g. 10 V also possible.	Please adjust this capacitor value accordingly if you want to change the balancing resistor value to keep $\tau$ constant.
Filter resistor Un	$R_F$	3	10	62	$\Omega$	SM1206	Anti surge	10 $\Omega$	Can be reduced to e.g. 0805. Please take maximum peak currents during hot plug events into account when choosing resistor package and type.	ADC input impedance during measurement conversion is typically 200 k $\Omega$ . This value can be used to calculate the voltage drop over that resistor during measurement conversion.
Filter resistor U12P	$R_{U12P}$	4.5	5.1	5.6	$\Omega$	SM1206	Anti surge	5.1 $\Omega$	Can be reduced to e.g. 0805. Please take maximum peak currents during hot plug event in account when choosing resistor package and type.	-
Buffer capacitor U12P	$C_{U12P}$	50	100	130	nF	SM0603	100 V, open mode principal preferred	100 nF	-	-

(table continues...)

## 2 Hardware guideline

**Table 1** (continued) BOM - EMC, filter and balancing circuit

EMC network capacitor	$C_{\text{EMC}}$	0	1	5	nF	SM0805	100 V, open mode principal preferred	1 nF	Can be reduced to e.g. 0603	This component is optional but it can improve the EMC robustness. It depends on the system setup including PCB layout, BCI injection point etc. whether the component is needed. The component should be placed close to the connector of the sensing wire.
Balancing resistor	$R_{\text{BAL}}$	18	41	200	$\Omega$	SM1206	-	41 $\Omega$	Resistor value in parallel setup is made for max. ~100 mA balancing current. Can be optimized based on balancing current requirement.	-
Filter resistor VS	$R_{\text{VS}}$	4.5	33	100	$\Omega$	SM1206	Anti surge	5.1 $\Omega$	Can be reduced to e.g. 0805. Please take maximum peak currents during hot plug event into account when choosing resistor package and type.	-

### 2.1.2 BOM - communication circuit between Cell Supervision Circuits

**Table 2** BOM - communication circuit between Cell Supervision Circuits

Name	Symbol	Min.	Typ.	Max.	Unit	Status as is on evaluation board			Possible optimization	Layout hints and general comments
						Package	Characteristics	Value		
(table continues...)										

## 2 Hardware guideline

**Table 2 (continued) BOM - communication circuit between Cell Supervision Circuits**

HF noise bypass capacitor or iso UART	$C_{\text{isoUART\_F}}$	0	220	286	pF	SM0603	50 V	220 pF	Can be reduced to e.g. 10 V and different package e.g. 0402.	Optional, especially in combination with a transformer. The $C_{\text{isoUART\_F}}$ should be placed close to $C_{\text{EMC}}$ (if used) and the common GND path should be as short as possible.
iso UART series resistor	$R_{\text{SER}}$	37.0	39	40.9	$\Omega$	SM0805	-	39 $\Omega$	-	Should be placed close to the IC.
iso UART series capacitor	$C_{\text{SER}}$	0.95	1	1.05	nF	SM1206	630 V	1 nF	Can be reduced to e.g. 0805. It depends on the battery system requirement whether a $\geq 500$ V voltage rating is needed. With no additional battery system requirement 100 V is sufficient.	Symmetric routing of communication lines improves the EMC robustness. For an improved EMC robustness we propose C0G capacitors with $\pm 5\%$ tolerance.

### 2.1.3 BOM - other supporting components for Cell Supervision Circuits

**Table 3 BOM - other supporting components for Cell Supervision Circuit**

Name	Symbol	Min.	Typ.	Max.	Unit	Status as is on evaluation board			Possible optimization	Layout hints and general comments
						Package	Characteristics	Value		

(table continues...)

## 2 Hardware guideline


**Table 3 (continued) BOM - other supporting components for Cell Supervision Circuit**

Buffer capacitor VS	$C_{VS}$	50	100	130	nF	SM0603	100 V	100 nF	-	Should be placed as close as possible to the VS pin.
Buffer capacitor VDDC	$C_{VDDC}$	165	330	430	nF	SM0603	16 V	330 nF	Can be reduced to e.g. 10 V and can be reduced to e.g. 0402.	Should be placed as close as possible to the VDDC pin.
Buffer capacitor VREGOUT	$C_{VREGOUT}$	50	100	130	nF	SM0402	50 V	100 nF	Can be reduced to e.g. 10 V.	Should be placed as close as possible to the VREGOUT pin.
NTC filter capacitor	$C_{T\_IN}$	0	4.7	13	nF	SM0603	50 V	4.7 nF	Can be reduced to e.g. 10 V and can be reduced to e.g. 0402.	Should be placed as close as possible to the NTC connector pins.
Temperature capacitor TMP_GND	$C_{TMP\_GN}$	-	10	-	nF	SM0603	50 V	10 nF	Can be reduced to e.g. 10 V and can be reduced to e.g. 0402.	Should be placed as close as possible to the TMP_GND pin.
Temperature resistor TMP_GND	$R_{TMP\_GN}$	-	100	-	$\Omega$	SM0603	-	100 $\Omega$	Can be reduced to e.g. 0402.	-
NTC filter resistor	$R_{TMP}$	0	100	1000	$\Omega$	SM1206	-	100 $\Omega$	Optional temperature filter resistor. Can be reduced to e.g. 0402.	-
Input capacitor TMP	$C_{TMP}$	0	10	13	nF	SM0603	50 V	10 nF	Optional temperature filter capacitor. Can be reduced to e.g. 0402, 10 V.	Should be placed as close as possible to the TMPx pins.
Pull down resistor	$R_{Pulldn}$	-	33	-	k $\Omega$	-	-	-	-	-

## 2 Hardware guideline

### 2.1.4 BOM - iso UART termination network

For power-balanced communication, a termination network is required for the last node in the daisy chain. The figure below shows the termination network. The termination network is not required for proper functionality of the device.




**Figure 19** iso UART termination network

**Table 4** BOM - iso UART termination network

Name	Symbol	Status as is on evaluation board							Possible optimization	Layout hints and general comments
		Min.	Typ.	Max.	Unit	Packag e	Characterist ics	Value		
Termination resistor	$R_{isoU\_t}$	-	100	-	$\Omega$	-	-	-	-	-
Termination capacitor	$C_{isoU\_t}$	-	250	-	pF	-	-	-	-	-


### 2.1.5 Layout guideline

The filter capacitors  $C_F$  should be placed as close as possible to the IC pins. This is especially important for channel #11 to enable an accurate voltage measurement. The figure below shows an example where the filter capacitor should be placed next to the IC pins (U11, U12).

**2 Hardware guideline****Figure 20      Channel 11 layout guideline**

Furthermore, VS and U12 should be separated by routing them away from each other. This is necessary to reduce disturbances (see Figure below).

## 2 Hardware guideline



**Figure 21** Routing VS and U12P

### 2.1.6 Guidance for unused pins

Note: The n.c. pin 32 shall be connected to GND.

#### 2.1.6.1 Unused input pins

All unused input pins should be connected to GND:

- TMP0, TMP1, TMP2, TMP3, TMP4: directly to GND
- PWM1, PWM0: 33 kΩ to GND (package size e.g. 0603), resistor can be shared.
- GPIO0/UART\_LS, GPIO1/UART\_HS: 33 kΩ to GND (package size e.g. 0603), resistor from PWM0, PWM1 can be shared.

## 2 Hardware guideline

### 2.1.6.2 Unused output pins

All unused output pins should remain open.

- ERR

### 2.1.7 Use of CSC with less than 12 cells

Unused channels shall be connected to the negative potential of the lowest used cell. The connection can be made either directly at the pin or at the connector.





Figure 22

TLE9012DQU (12 channel) CSC connected to 11 cells (pin)

## 2 Hardware guideline




**Figure 23**

**TLE9012DQU (12 channel) CSC connected to 11 cells (connector)**

## 2 Hardware guideline

### 2.2 Application schematic transceiver circuit



**Figure 24** Schematic of the transceiver TLE9015DQU

#### 2.2.1 BOM - communication circuit

**Table 5** BOM - communication circuit

Name	Symbol	Min.	Typ	Max	Unit	Status as is on evaluation board		Possible optimization	Layout hints and general comments
						Package	Characteristics		
iso UART series resistor	$R_{SER}$	37.5	39	40.95	$\Omega$	SM0805	-	39 $\Omega$	-

(table continues...)

## 2 Hardware guideline

**Table 5 (continued) BOM - communication circuit**

iso UART series capacitor	$C_{SER}$	0.95	1	1.05	nF	SM1206	500 V	1 nF	100 V can be used because the transformer takes over the galvanic isolation and a 0805 package can be used.	-
HF noise bypass capacitor iso UART	$C_{isoUART\_F}$	0	220	286	pF	SM0603	50 V	220 pF	Can be reduced to e.g. 10 V and different package e.g. 0402.	Optional, especially in combination with a transformer. The $C_{isoUART\_F}$ should be placed close to $C_{EMC}$ (if used) and the common GND path should be as short as possible.
Damping resistor	$R_N$	-	-	-	-	SM0805	-	240 $\Omega$	-	Depends on used transformer e.g. 1 k $\Omega$ with Pulse HM2116ANL transformer.
Transformer	L	-	-	-	-	Available footprint for e.g. <ul style="list-style-type: none"> <li>• Sumida CEP99P</li> <li>• Pulse HM2106ZNL</li> <li>• Pulse HM2116ANL</li> </ul>			-	-
UART network	$R_{UART}$	0.82	1	5	k $\Omega$	SM0805	-	1.5 k $\Omega$	-	$\tau \leq 50$ ns

### 2.2.2 BOM - other supporting components

**Table 6 BOM - other supporting components**

Name	Symbol	Min.	Typ.	Max.	Unit	Package	Status as is on evaluation board		Possible optimization	Layout hints and general comments
							Characteristics	Value		
(table continues...)										

## 2 Hardware guideline


**Table 6 (continued) BOM - other supporting components**

Buffe r capac itor VREG OUT	$C_{VREGOUT}$	50	100	130	nF	SM0402	50 V	100 nF	-	Should be placed as close as possible to the VREGOUT pin.
Buffe r capac itor VDDC	$C_{VDDC}$	165	330	430	nF	SM0603	16 V	330 nF	Can be reduced to e.g. 10 V and can be reduced to e.g. 0402.	Should be placed as close as possible to the VDDC pin.
Buffe r capac itor VIO	$C_{VIO}$	50	100	130	nF	SM0402	50 V	100 nF	Can be reduced to e.g. 10 V	Should be placed as close as possible to the VIO pin.  If VIO is connected to VREGOUT, then $C_{VIO}$ is omitted.
Buffe r capac itor	$C_{VS}$	50	100	130	nF	SM0402	50 V	100 nF	-	Should be placed as close as possible to the VS pin.
Filteri ng resist or	$R_{VS}$	4.5	5.1	100	$\Omega$	SM0603	-	5.1 $\Omega$	-	-
Error outpu t	$R_{ERR}$	-	1.5	-	k $\Omega$	-	-	-	A 0402 package can be used.	-

## 2.3 CSC evaluation board

Physical dimensions: (6.1 x 6.0) cm

## 2 Hardware guideline




**Figure 25** 3D image of CSC evaluation board

## 2.4 Transceiver evaluation board


Physical dimensions: (10.0 x 6.0) cm

## 2 Hardware guideline




**Figure 26** 3D image of transceiver evaluation board

### 2.5 Typical chip performance




**Figure 27** Digital noise filter response for 16-bit, 14-bit, 12-bit and 10-bit mode

## 2 Hardware guideline



**Figure 28**      **Digital noise filter response for long running mode ( $t_{\text{restart}} = 1.17 \text{ ms}$ )**



**Figure 29**      **Typical VS idle current  $I_{\text{VS\_idle}}$  versus temperature**

2 Hardware guideline




Figure 30 Typical U12P sleep mode current versus temperature





Figure 31 Typical CB balancing switch on-state resistance - 1 versus temperature

## 2 Hardware guideline

### 2.6 EEPROM

If an additional memory is required, an EEPROM can be connected to the TLE9012DQU. The two GPIO pins of the TLE9012DQU can be used for the communication with the memory. For this purpose, the GPIO pins are set and sampled accordingly in order to emulate I2C. Memory requirements:


- I2C interface
- Max. operating current:  $I_{VIO\_comm}$
- Supply voltage:  $V_{REGOUT}$
- The minimum clock frequency must be taken into account when choosing the memory. Since the emulation of I2C using bit banging is slow, the minimum clock frequency of the memory should be small.



**Figure 32      TLE9012DQU connected to EEPROM**


*Note: Instead of using the VREGOUT pin to supply the EEPROM, a third GPIO pin (e.g. PWM0) can be used to supply the memory. When the pin is set to HIGH, the memory is supplied. Otherwise the memory device is switched off. This is beneficial to reduce the supply current.*

Depending on the EEPROM used, a defined bit sequence as well as the memory address and the data to be stored must be sent. An example sequence for a write is shown in the figure below.



**Figure 33      SDA sequence to write one byte**

The control byte and the address bytes depend on the used memory. With the shown sequence, it takes ~ 15 ms to write one byte. The bit sequence to read one byte is similar to the write sequence. After the memory specific control byte and address bytes, the memory responds with the control byte and the requested data.




**Figure 34      SDA sequence to read one byte**

## 2 Hardware guideline

With the shown sequence, it takes ~ 18 ms to read one byte.

### 2.7 13-wire setup


The TLE9012DQU can be also used in a 13-wire setup (the 15-wire setup is shown in [Schematic of CSC](#)). In a 13-wire setup, supply and sensing current share one wire for the top and bottom cell. The 13-wire setup influences the PCVM accuracy of the top and bottom cell due to the additional voltage drop forced by the supply current over these wires. A real 15-wire setup (sensing and supply current have separate wires) is used as a reference measurement to have a reference setpoint for PCVM accuracy. For the required voltage stability (dynamic & static), real Li-Ion cells (LFP cells with  $R_i < 10 \text{ m}\Omega$ ) are used. The intrinsic setup accuracy is 0.5 mV. The figure below shows the difference between the 13-wire and the 15-wire setup for the PCVM accuracy. The cable length from the Li-Ion cells to the BMS Demo Board is 20 cm (3 BMS Demo Board were tested).



**Figure 35** PCVM accuracy Δ 13/15-wire setup with 20 cm cable length

Due to the setup, the differences for a 13 and 15-wire setup are virtually negligible (difference in the range of setup accuracy). As the path from cell to Demo Board is very low ohmic, the supply current has virtually no influence.

The figure below shows the PCVM results for the Demo Board #2 with an increased cable length (cell-to-board) of 1.5 m.



**Figure 36** PCVM accuracy Δ 13/15-wire setup with 1.5 m cable length

The comparison of both figures is showing the corner channel effect clearly on channel 1 and channel 12. The effect due to the 13-wire setup (voltage drop over cable) is measurable and equal for the top and bottom channels. To which extent this effect can be observed depends on the setup (cable length, connectors, fuses, voltage stability of source, etc.) and needs to be verified in the real application (in a real car battery). If the

## 2 Hardware guideline

offset at the top and bottom cells in the real car battery is too large to accept, it could also be compensated at the microcontroller as the offset is fixed by system characteristics.

## 2.8 iso UART communication interface

### 2.8.1 Introduction


The iso UART protocol is based on a two wire, differential, half duplex physical layer, which the ICs use to communicate between slaves. A more detailed description can be found in the device datasheet. The following section discusses the datasheet specs and how to interpret the iso UART waveforms at different points on the iso UART circuitry for robust communication between the slaves.

### 2.8.2 Physical layer overview

The datasheet specification states the threshold levels for the iso UART analog receiver interface to convert the analog signals of the physical layer to useful digital signals for the bus timing protocol:

- iso UART current threshold "high"  $I_{isoU\_th\_high}$  indicates the positive edge level to trigger a digital "1" signal.
- iso UART current threshold "low"  $I_{isoU\_th\_low}$  indicates the negative edge level to trigger a digital "0" signal.


The figure below shows how the iso UART interfaces are configured in the Primary on Bottom (PoB) topology. In this topology, the low side interface is configured as receiver mode (RX) which receives the iso UART physical signals and translates them to digital signals for further interpretation. The high side interface is then configured to transmitter mode (TX) which drives the digital signal on the physical link.



**Figure 37 Primary on Bottom communication**

The physical and digital signals are illustrated as an example below.


## 2 Hardware guideline



**Figure 38      iso UART digital and analog signals**

### 2.8.3      iso UART measurement point


In order to enable the secondary #2 to propagate the correct digital signals at its iso UART TX interface, the analog signals at its RX pins must meet the threshold requirements (blue dash line). Measured at point B with respect to ground as shown in the Figure below, the negative signal must cross the blue line  $I_{isoUART\_th\_low\_min} \times (R_{on} + R_{ser})$  to trigger a digital “0”. For a digital “1” to be successfully triggered, the positive edge signal must cross the blue line  $I_{isoUART\_th\_high\_max} \times (R_{on} + R_{ser})$ .



**Figure 39      iso UART signal threshold level interpretation at point B**

If the signal is measured at Point A (directly at the IC pin) with respect to ground, the threshold level should be reduced by the value  $R_{ser}$  (see Figure below).


## 2 Hardware guideline



**Figure 40** iso UART signal threshold level interpretation at point A

### 2.8.4 Capacitive coupled signal

For capacitive signals, the guideline is to follow the requirements illustrated in the chapter [iso UART measurement point](#) depending on the measurement point. The figure below gives an example of the typical application use case using the sensing IC evaluation board. The  $C_{ser}$  and  $R_{ser}$  used is 1 nF and 39 Ω respectively.  $R_{ser}$  is preferred to be fixed at 39 Ω and the user can tune the  $C_{ser}$  to meet the threshold requirement. This tuning may have an impact on the EMC performance, therefore it should be evaluated to fulfill the EMC system level requirements by the user in the final system. In this figure, the green signal at the secondary iso UART receiver input meets the threshold requirements and the secondary is able to transmit the correct red digital signals at its corresponding iso UART TX interface.




**Figure 41** Capacitive coupled iso UART signals between two slave

## 2 Hardware guideline

### 2.8.5 Transformer coupled signals

Due to the isolation requirement, it may be necessary to implement a transformer between the low voltage and high voltage domain (see [Transformer based circuitry at transceiver](#)). In such an application scenario, the iso UART signals have a high tendency to oscillate due to the introduction of high inductance in the communication link.


*Note: The information given is as a hint for the implementation of the Infineon Technologies components only and shall not be regarded as any description or warranty of a certain functionality, conditions or quality of the Infineon Technologies component(s). Infineon recommends verifying the transformer selection and tuning also under system level EMC requirements within the real application environment.*



**Figure 42** Transformer based circuitry at transceiver

Within a bit duration ( $1/BR_{isoU}$ ), the oscillating iso UART signal should not cross the prohibited threshold  $I_{isoUART\_th\_high\_min} \times (R_{on} + R_{ser})$  or  $I_{isoUART\_th\_low\_max} \times (R_{on} + R_{ser})$  to avoid false triggering of the digital signal. The oscillation can be damped by adding a damping resistor  $R_N$  as shown in


[Transformer based circuitry at transceiver](#)



**Figure 43** Transformer coupled signal at point B

Figure [iso UART waveforms with different damping resistors](#) shows how the damping resistor affects the oscillation waveform. A smaller resistor is able to damp the oscillation better but is also making the first spike narrower.


## 2 Hardware guideline



**Figure 44      iso UART waveforms with different damping resistors**


The iso UART physical layer thresholds ( $I_{\text{isoUART\_th\_high\_min}}$ ,  $I_{\text{isoUART\_th\_high\_max}}$ ,  $I_{\text{isoUART\_th\_low\_min}}$ ,  $I_{\text{isoUART\_th\_low\_max}}$ ) are defined in the IC datasheet. A high sensitivity current probe can be used to measure the iso UART current in one of the iso UART communication wires (see figure [Current probe measurement](#)). In cases where an iso UART current measurement is not possible, the iso UART voltage measurement can be realized with normal oscilloscope probes. Note: A differential voltage measurement at the  $R_{\text{ser}}$  ( $39 \Omega$ ) resistor (the differential voltage needs to be divided by  $39 \Omega$ ) is a good way to measure the current which passes the receiver. If a current probe is used (which is better than just measure the single ended voltage at the iso UART pin), a higher current will be measured (because a part of this current is shorted by EMC caps  $C_{\text{isoUART\_F}}$  and does not pass the receiver).

## 2 Hardware guideline



**Figure 45      Current probe measurement**


The iso UART current waveform can be used to determine the overdrive current  $I_{od}$  and the pulse duration  $t_{pulse}$  (see figure [iso UART waveform](#)).



**Figure 46      iso UART waveform**

The resulting  $I_{od}$  should fall on the upper right part of the graph in figure [Overdrive current](#) to ensure that bits are correctly detected.


## 2 Hardware guideline



**Figure 47      Overdrive current**

For example in figure [iso UART current probe measurement - CEP99P \(2x510R\)](#), a peak voltage of 17 mA is measured. It leads to a  $I_{od}$  of  $(17 - 6.25)$  mA = 10.75 mA and a pulse duration  $t_{pulse}$  of 50 ns. This value is on the upper right side of the graph and the bit will be correctly detected. The iso UART propagation delay increases the closer the overdrive current  $I_{od}$  is to the pulse detection curve (figure [Overdrive current](#)). Therefore, the max.  $t_{isoU\_prop\_del}$  for the smallest  $I_{od}$  is shown in figure [iso UART propagation delay t\\_isoU\\_prop\\_del\\_max](#).


## 2 Hardware guideline




**Figure 48      iso UART propagation delay  $t_{isoU\_prop\_del\_max}$**

Figure [iso UART current probe measurement - CEP99P \(2x510R\)](#) and figure [iso UART current probe measurement - HM2116ANL \(2x510R, without C\\_isoUART\\_F\)](#) show the current waveform of the iso UART communication with two different transformers (Sumida CEP99P, Pulse HM2116ANL) and  $R_N/R_N$  set to  $510\ \Omega$  ( $2 \times 510\ \Omega$  damping resistor).

## 2 Hardware guideline




**Figure 49** iso UART current probe measurement - CEP99P (2 × 510 Ω)



**Figure 50** iso UART current probe measurement - HM2116ANL (2 × 510 Ω, without  $C_{isoUART\_F}$ )

## 2 Hardware guideline


The waveform in figure [Transformer CEP99P with 2x510R damping resistor](#) for the transformer CEP99P from Sumida with  $2 \times 510 \Omega$  damping resistor shows the reference waveform which has been tested with corner samples.



**Figure 51 Transformer CEP99P with 2 × 510 Ω damping resistor**


Figure [Transformer HM2116ANL with 2x510R damping resistor, without C\\_isoUART\\_F](#) shows the positive pulse with a Pulse HM2116ANL transformer with  $2 \times 510 \Omega$ . As a guideline, a pulse duration of 40 ns over the temperature range of the application is recommended.

## 2 Hardware guideline



**Figure 52 Transformer HM2116ANL with 2 × 510 Ω damping resistor, without C<sub>isoUART\_F</sub>**

Figure [Transformer iso UART waveforms comparison](#) shows the iso UART waveform measurement at point B from two different transformer evaluations. The yellow waveform shows the waveform from Pulse HM2116ANL (without C<sub>isoUART\_F</sub>) while the green waveform shows the transformer from Sumida CEP99P. Both transformers have 2 × 510 Ω damping resistor mounted.



**Figure 53 Transformer iso UART waveforms comparison**

### 3 Software guideline

## 3 Software guideline

### 3.1 Initialization

In order to be able to communicate with the sensing ICs in the daisy chain, a CONFIG.NODE\_ID ( $36_{\text{H}}$ ) must be assigned. Before the initialization, the NODE\_ID of all sensing ICs in the chain is ID =  $00_{\text{H}}$ . If the NODE\_ID =  $00_{\text{H}}$ , no iso UART frames are forwarded to the next sensing IC in the chain. The following frame sequence shows an example initialization of four sensing ICs in a chain. The daisy chain is connected to the low-side iso UART interface of the transceiver (see [Primary-on-Top application \(wake-up via low-side interface\)](#)).

**Table 7 Initialize first IC with NODE\_ID =  $01_{\text{H}}$**

Frame-type	Value	Comment
Synchronization	$1E_{\text{H}}$	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	$80_{\text{H}}$	MSB = 1 indicates a write command; 6-bit device ID = $000000_{\text{B}}$ .
Address	$36_{\text{H}}$	Address of CONFIG register.
Data	$0001_{\text{H}}$	Assigns NODE_ID = $01_{\text{H}}$ to the first sensing IC in the chain.
CRC	$ED_{\text{H}}$	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

From this point onwards, the sensing IC closest to the transceiver IC has the NODE\_ID =  $01_{\text{H}}$  and forwards the messages. Now the next sensing IC in the chain will respond to commands addressed to NODE\_ID =  $00_{\text{H}}$  and the aforementioned process must be repeated (see below). *Note: The watchdog for NODE\_ID =  $01_{\text{H}}$  must be served if the initialization process takes longer than the predefined watchdog timer (WDOG\_CNT.WD\_CNT). Otherwise, the sensing IC will go to sleep mode and resets the NODE\_ID to  $00_{\text{H}}$ .*

**Table 8 Initialize second IC with NODE\_ID =  $02_{\text{H}}$**

Frame-type	Value	Comment
Synchronization	$1E_{\text{H}}$	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	$80_{\text{H}}$	MSB = 1 indicates a write command; 6-bit device ID = $000000_{\text{B}}$ .
Address	$36_{\text{H}}$	Address of CONFIG register.
Data	$0002_{\text{H}}$	Assigns NODE_ID = $02_{\text{H}}$ to the second sensing IC in the chain.
CRC	$CA_{\text{H}}$	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

From this point onwards, the second sensing IC has NODE\_ID =  $02_{\text{H}}$ , therefore the same applies as above for IC #1.

**Table 9 Initialize third IC with NODE\_ID =  $03_{\text{H}}$**

Frame-type	Value	Comment
Synchronization	$1E_{\text{H}}$	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	$80_{\text{H}}$	MSB = 1 indicates a write command; 6-bit device ID = $000000_{\text{B}}$ .
Address	$36_{\text{H}}$	Address of CONFIG register.
Data	$0003_{\text{H}}$	Assigns NODE_ID = $03_{\text{H}}$ to the third sensing IC in the chain.

**(table continues...)**

### 3 Software guideline

**Table 9 (continued) Initialize third IC with NODE\_ID = 03<sub>H</sub>**

Frame-type	Value	Comment
CRC	D7 <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .


From this point onwards, the third sensing IC has NODE\_ID = 03<sub>H</sub>, therefore the same applies as above for IC #1.

**Table 10 Initialize fourth IC with NODE\_ID = 04<sub>H</sub>**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	80 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000000 <sub>B</sub> .
Address	36 <sub>H</sub>	Address of CONFIG register.
Data	0804 <sub>H</sub>	Final Node FN = 1 <sub>H</sub> , otherwise no reply frame is sent on broadcast command (iso UART time-out). NODE_ID = 04 <sub>H</sub> assigned to the fourth sensing IC in the chain.
CRC	DE <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

*Note: The initialization process can easily be looped in a software process.*

### 3 Software guideline



**Figure 54 Primary-on-Top application (wake-up via low-side interface)**

#### 3.1.1 CRC

The CRC for the CRC frame is compliant to the SAE-J1850 standard and is calculated according to the following equation:

$$G(z) = z^8 + z^4 + z^3 + z^2 + 1 \text{ (initial value} = FF_H; \text{XOR value} = FF_H)$$

### 3 Software guideline

#### 3.1.2 Read back of configuration registers

The host controller should read back the register content after writing to a configuration register to check if the write command was successful. The following example shows the read back of the CONFIG 36<sub>H</sub> register:

**Table 11** **Read back CONFIG register of the first IC**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	01 <sub>H</sub>	MSB = 0 indicates a read command; 6-bit device ID = 000001 <sub>B</sub> .
Address	36 <sub>H</sub>	Address of CONFIG register.
CRC	A8 <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

## 3.2 Configuration

#### 3.2.1 Partitioning config

The PART\_CONFIG 01<sub>H</sub> register defines how many cells are connected to the sensing IC. This register determines which ADCs are activated during the primary cell voltage measurement (PCVM) and monitored during the round robin scheme. The following frame sequence activates all 12 PCVM channels for the sensing IC with the NODE\_ID = 000001<sub>B</sub>:

**Table 12** **Write PART\_CONFIG register for the first IC**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	01 <sub>H</sub>	Address of PART_CONFIG register.
Data	0FFF <sub>H</sub>	Enables cell monitoring for all 12 cells.
CRC	A8 <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

*Note: In general, this command can be sent as a broadcast write command if it should affect all IC's in the daisy chain. This applies for all other registers as well. An example for a broadcast write command is shown in [Primary cell voltage measurement](#).*

#### 3.2.2 Cell voltage thresholds

The cell voltages checked via comparators and a digital-to-analog converter (DAC). The thresholds for the comparators are configured in the overvoltage OL\_OV\_THR 02<sub>H</sub> and undervoltage OL\_UV\_THR 03<sub>H</sub> registers. The following frame sequence configures an undervoltage threshold of e.g. 1.5 V and an overvoltage threshold of e.g. 4.6 V for the first sensing IC:

### 3 Software guideline

**Table 13 Overvoltage OL\_OV\_THR set to 4.6 V**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	02 <sub>H</sub>	Address of OL_OV_THR register.
Data	FFAE <sub>H</sub>	Sets OL_OV_THR = FFAE <sub>H</sub> <ul style="list-style-type: none"> <li>Calculation OV_THR: 4.6 V / <math>V_{OVUV\_LSB}</math> = 3AE<sub>H</sub></li> <li>Default value for OL_THR_MAX used = 3F<sub>H</sub></li> </ul>
CRC	05 <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

**Table 14 Undervoltage OL\_UV\_THR set to 1.5 V**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	03 <sub>H</sub>	Address of OL_UV_THR register.
Data	0134 <sub>H</sub>	Sets OL_UV_THR = 0134 <sub>H</sub> <ul style="list-style-type: none"> <li>Calculation UV_THR: 1.5 V / <math>V_{OVUV\_LSB}</math> = 134<sub>H</sub></li> <li>Default value for OL_THR_MIN used = 00<sub>H</sub></li> </ul>
CRC	BE <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

### 3.2.3 Open load diagnostics

The open load diagnostics offers the possibility to automatically detect open wires on Un and Gn pins. Therefore, the open load thresholds needs to be set to define the minimum and maximum voltage drop while open load diagnostics. The configuration of the thresholds depends on the used filter resistor  $R_F$ . With the recommended filter resistor of 10 Ω and  $I_{OL\_DIAG}$  (with  $I_{OL\_DIAG\_min}$ ,  $I_{OL\_DIAG\_max}$ ), the minimum voltage drop is 0.1 V ( $= 10 \Omega \times I_{OL\_DIAG\_min}$ ) and the maximum voltage drop is 0.183 V ( $= 10 \Omega \times I_{OL\_DIAG\_max}$ ) (disregarding the variation of the filter resistor). To prevent false triggering of the OL error (due to noise), an additional buffer can be added e.g. 40 mV. The following frame sequences sets the OL\_OV\_THR.OL\_THR\_MAX = 0.223 V and the OL\_UV\_THR.OL\_THR\_MIN = 0.06 V for the first sensing IC:

**Table 15 Open load maximum voltage drop threshold OL\_THR\_MAX = 0.223 V**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	02 <sub>H</sub>	Address of OL_OV_THR register.

(table continues...)

### 3 Software guideline

**Table 15 (continued) Open load maximum voltage drop threshold OL\_THR\_MAX = 0.223 V**

Frame-type	Value	Comment
Data	2FFFH	Sets OL_OVTHR = 2FFFH <ul style="list-style-type: none"> <li>Calculation OL_THR_MAX: 0.223 V / OL_thr_LSB = BH</li> <li>Default value for OV_THR used = 3FFH</li> </ul>
CRC	51H	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

**Table 16 Open load minimum voltage drop threshold OL\_THR\_MIN = 0.06 V**

Frame-type	Value	Comment
Synchronization	1EH	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81H	MSB = 1 indicates a write command; 6-bit device ID = 000001B.
Address	03H	Address of OL_UV_THR register.
Data	0C00H	Sets OL_UVTHR = 0C00H <ul style="list-style-type: none"> <li>Calculation OL_THR_MIN: 0.06 V / OL_thr_LSB = 3H</li> <li>Default value for UV_THR used = 000H</li> </ul>
CRC	BBH	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

#### 3.2.4 NTC temperature measurement configuration

The sensing IC can measure up to 5 external temperature sensors. As part of the round robin (RR) scheme, up to two temperature measurements can be performed in every RR cycle. The number of external temperature sensors is configured in the TEMP\_CONF 04H register. As an example, all temperature channels are activated for sensing IC 1:

**Table 17 Number of external temperature sensors NR\_TEMP\_SENSE**

Frame-type	Value	Comment
Synchronization	1EH	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81H	MSB = 1 indicates a write command; 6-bit device ID = 000001B.
Address	04H	Address of TEMP_CONF register.
Data	5000H	Sets TEMP_CONF.NR_TEMP_SENSE = 101B; default values for I_NTC and EXT_OT_THR used.
CRC	18H	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

#### 3.2.5 Balancing current thresholds

A balancing overcurrent OC\_THR or undervoltage UC\_THR check is performed during the round robin cycle. If the balancing current is lower than the UC\_THR or higher than the OC\_THR, the corresponding error counter will be incremented. The example shows a threshold configuration for sensing IC 1 with a maximum balancing current  $I_{BAL\_max} = 4.3 \text{ V} / (R_F + R_{BAL} + R_{BAL\_on\_min}) \Omega = 83 \text{ mA}$  at 4.3V and a minimum balancing current  $I_{BAL\_min} = 2.7 \text{ V} / (R_F + R_{BAL} + R_{BAL\_on\_max}) \Omega = 48 \text{ mA}$  at 2.7 V (disregarding the variation of the external components). A filter resistor  $R_F$  of 10 Ω and a balancing resistor of 41 Ω is assumed and the balancing switch on-state resistance  $R_{BAL\_on}$  is considered. A voltage of ±100mV is used as voltage drop ( $I_{BAL} \times R_F$ ) buffer, the balancing

### 3 Software guideline

current voltage drop must be within minimum ( $I_{BAL\_min} \times R_F - 0.1 \text{ V}$ ) = 0.38 V and maximum ( $I_{BAL\_max} \times R_F + 0.1 \text{ V}$ ) = 0.93 V.

**Table 18** **Balancing current thresholds BAL\_CURR\_THR 15<sub>H</sub>**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	15 <sub>H</sub>	Address of BAL_CURR_THR register.
Data	1330 <sub>H</sub>	Set BAL_CURR_THR = 1330 <sub>H</sub> <ul style="list-style-type: none"> <li>• Calculation UC_THR: 0.38 V / CD<sub>thr_LSB</sub> = 13<sub>H</sub></li> <li>• Calculation OC_THR: 0.93 V / CD<sub>thr_LSB</sub> = 30<sub>H</sub></li> </ul>
CRC	FB <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

## 3.3 Cell voltage measurement

### 3.3.1 Primary cell voltage measurement

To initiate a primary cell voltage measurement of the connected cells, the bit-field MEAS\_CTRL.PCVM\_START needs to be set. The measurement starts after the configurable delay time  $t_{VM\_del}$ . The delay time allows the external filter to settle to e.g. avoid errors due to prior balancing.  $t_{VM\_del}$  is active independent of the balancing status. After the measurement, the PCVM\_START bit-field is automatically cleared and the result is available in the PCVM\_0 - PCVM\_11 result registers. The PCVM\_0 - PCVM\_11 registers will be cleared during the measurement until the measurement is finished. To avoid measurement errors due to passive balancing current, the PBOFF bit-field is by default 1<sub>B</sub> to automatically deactivate the passive balancing switches during the cell voltage measurement. The following example shows the initiation of the cell voltage measurement with 16-bit for sensing IC 1:

**Table 19** **Measurement control MEAS\_CTRL 18<sub>H</sub>**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	18 <sub>H</sub>	Address of MEAS_CTRL register.
Data	E021 <sub>H</sub>	Sets MEAS_CTRL = E021 <sub>H</sub> <ul style="list-style-type: none"> <li>• PCVM_START = 1<sub>B</sub></li> <li>• CVM_MODE = 110<sub>B</sub> (16-bit)</li> <li>• Default for BVM_START, BVM_MODE, AVM_START, SCVM_START, PBOFF, CVM_DEL</li> </ul>
CRC	98 <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

A broadcast write command can be used to start the measurement for all ICs in the chain with a single command at the same time. The following example starts the voltage measurements for IC #1 to IC #4 (see [Primary-on-Top application \(wake-up via low-side interface\)](#)):

### 3 Software guideline

**Table 20 Broadcast write to measurement control MEAS\_CTRL 18<sub>H</sub>**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	BF <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 111111 <sub>B</sub> indicates a broadcast command.
Address	18 <sub>H</sub>	Address of MEAS_CTRL register.
Data	E021 <sub>H</sub>	Sets MEAS_CTRL = E021 <sub>H</sub> <ul style="list-style-type: none"> <li>• PCVM_START = 1<sub>B</sub></li> <li>• CVM_MODE = 110<sub>B</sub> (16-bit)</li> <li>• Default for BVM_START, BVM_MODE, AVM_START, SCVM_START, PBOFF, CVM_DEL</li> </ul>
CRC	02 <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

#### 3.3.2 Block voltage measurement

The 13th ADC can perform different auxiliary voltage measurements including a block voltage measurement (BVM). The voltage is measured between U12P and GND. A BVM measurement is initiated by setting the bit-field MEAS\_CTRL.BVM\_START and starts after  $t_{VM\_prop}$ . The measurement result is stored in the BVM 28<sub>H</sub> register and the BVM\_START bit is automatically cleared after the measurement. The following example shows the initiation of the block voltage measurement with 16-bit for sensing IC 1:

**Table 21 Measurement control MEAS\_CTRL 18<sub>H</sub>**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	18 <sub>H</sub>	Address of MEAS_CTRL register.
Data	0E21 <sub>H</sub>	Sets MEAS_CTRL = 0E21 <sub>H</sub> <ul style="list-style-type: none"> <li>• BVM_START = 1<sub>B</sub></li> <li>• BVM_MODE = 110<sub>B</sub> (16-bit)</li> <li>• Default for PCVM_START, PCVM_MODE, AVM_START, SCVM_START, PBOFF, CVM_DEL</li> </ul>
CRC	21 <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

#### 3.3.3 Bipolar auxiliary voltage measurement

Additionally, the device can be configured to measure a bipolar voltage. The voltage is measured between TMP4 and TMP3. A BAVM measurement is enabled by setting the AVM\_CONFIG.AUX\_BIPOLAR bitfield.

### 3 Software guideline

**Table 22 Auxiliary voltage measurement configuration AVM\_CONFIG 17<sub>H</sub>**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	17 <sub>H</sub>	Address of AVM_CONFIG register.
Data	0107 <sub>H</sub>	Sets AVM_CONFIG = 0107 <sub>H</sub> <ul style="list-style-type: none"> <li>AUX_BIPOLAR = 1<sub>B</sub></li> <li>Default for TEMP_MUX_DIAG_SEL, AVM_TMPx_MASK, R_DIAG, R_DIAG_SEL_0, R_DIAG_SEL_1, R_DIAG_CUR_SRC</li> </ul>
CRC	85 <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

The resolution is set by the MEAS\_CTRL.BVM\_MODE bitfield and the measurement is triggered by the MEAS\_CTRL.BVM\_START bitfield after  $t_{VM\_prop}$ . The following example shows the initiation of the bipolar auxiliary voltage measurement with 16-bit for sensing IC 1:

**Table 23 Measurement control MEAS\_CTRL 18<sub>H</sub>**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	18 <sub>H</sub>	Address of MEAS_CTRL register.
Data	0E21 <sub>H</sub>	Sets MEAS_CTRL = 0E21 <sub>H</sub> <ul style="list-style-type: none"> <li>BVM_START = 1<sub>B</sub></li> <li>BVM_MODE = 110<sub>B</sub> (16-bit)</li> <li>Default for PCVM_START, PCVM_MODE, AVM_START, SCVM_START, PBOFF, CVM_DEL</li> </ul>
CRC	21 <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

The measurement result is stored in the BVM 28<sub>H</sub> register and the BVM\_START bit is automatically cleared after the measurement.

## 3.4 Calculations

### 3.4.1 Voltage, PCVM, SCVM, BVM

After a primary cell voltage measure command (PCVM), an unsigned value is stored in the RESULT bit-fields of the PCVM\_0 - PCVM\_11 (Offset Address: 19<sub>H</sub> - 24<sub>H</sub>) registers. The equation to calculate the cell voltage is:

$$V_{PCVM} [V] = (FSR_{PCVM} / 2^{16}) \times \text{RESULT[LSB16]}$$

e.g. PCVM\_0 = ABCD<sub>H</sub>

$$V_{PCVM} [V] = (5 V / 2^{16}) \times ABCD_H = 3.355 V$$

Using the [PCVM formula](#), a voltage of 3.355 V for cell 0 (PCVM\_0) is calculated.

### 3 Software guideline

To calculate the block voltage after a block voltage measurement (BVM), a similar formula is used. The RESULT stored in the BVM register (Offset Address: 28<sub>H</sub>) is converted to a voltage with [BVM formula](#).

$$V_{\text{BVM}} [\text{V}] = (\text{FSR}_{\text{BVM}} / 2^{16}) \times \text{RESULT\_BVM} [\text{LSB16}]$$

e.g. BVM = ABCD<sub>H</sub>

$$V_{\text{BVM}} [\text{V}] = (60 \text{ V} / 2^{16}) \times \text{ABCD}_H = 40.266 \text{ V}$$

Using the formula [BVM formula](#), a voltage of 40.266 V for the block voltage is calculated.

To calculate the secondary cell voltage after a secondary cell voltage measurement (SCVM), a similar formula is used. The RESULT stored in the SCVM\_HIGH and SCVM\_LOW registers (Offset Address: 25<sub>H</sub>, 26<sub>H</sub>) is converted to a voltage with [SCVM formula](#).

$$V_{\text{SCVM}} [\text{V}] = (\text{FSR}_{\text{SCVM}} / 2^{11}) \times \text{RESULT} [\text{LSB11}]$$

e.g. SCVM\_HIGH = ABE0<sub>H</sub>

$$V_{\text{SCVM}} [\text{V}] = (5 \text{ V} / 2^{11}) \times 1010101111_B = 1.677 \text{ V}$$

Using the [SCVM formula](#), a voltage of 1.677 V for the secondary cell voltage SCVM\_HIGH is calculated.

To calculate the bipolar auxiliary voltage after a bipolar auxiliary voltage measurement (BAVM), a similar formula is used. The RESULT stored in the BVM register (Offset Address: 28<sub>H</sub>) is converted to a voltage with [BAVM formula](#).

$$V_{\text{BAVM}} [\text{V}] = (\text{BVM.RESULT} [\text{signed LSB15}] \times 2 \text{ V}) / 2^{15} [\text{LSB15}]$$

e.g. BVM = 6000<sub>H</sub>

$$V_{\text{BAVM}} [\text{V}] = (6000_H \times 2 \text{ V}) / 2^{15} = 1.5 \text{ V}$$

Using the [BAVM formula](#) a voltage of 1.5 V for  $V_{\text{BAVM}}$  is calculated.

*Please note: For BVM\_MODE smaller than 16-bit mode, the host controller can set the LSBs of the BVM register value to 0<sub>B</sub> for positive results (MSB = 0<sub>B</sub>) and 1<sub>B</sub> for negative results (MSB = 1<sub>B</sub>).*

### 3.4.2 Temperature measurement unit

The results of the NTC resistance measurement are stored in the EXT\_TEMP\_0 - EXT\_TEMP\_4 (29<sub>H</sub> - 2D<sub>H</sub>) registers. The NTC resistor value is calculated with the following [TMP formula](#):

$$R_{\text{NTC}} [\Omega] = \text{EXT\_TEMP\_z.RESULT} [\text{LSB10}] \times \text{FSR}_{\text{TMP}} [\text{V}] \times 4^{\text{EXT\_TEMP\_z.INTC}} / (2^{10} \times 320 \mu\text{A}) - R_{\text{TMP}}; \text{INTC} = 0 \text{ to } 3 \text{ (used current source).}$$

e.g. EXT\_TEMP\_0 = 2747<sub>H</sub> (RESULT[LSB10] = 347<sub>H</sub>; INTC=1<sub>H</sub>),  $R_{\text{TMP}} = 100 \Omega$

$$R_{\text{NTC}} [\Omega] = (347_H \times 2 \text{ V} \times 4^1) / (2^{10} \times 320 \mu\text{A}) - 100 \Omega = 20.4 \text{ k}\Omega$$

### 3.5 Balancing

Passive balancing can be activated to equalize the voltage levels of the connected battery cells. In the configuration register BAL\_SETTINGS 16<sub>H</sub>, the cells to be balanced can be selected in any combination including for all channels at the same time. To automatically switch off balancing during a cell voltage measurement and to delay the cell voltage measurement after balancing, see [Cell voltage measurement](#). To select all 12 cell for the first sensing IC in the chain, the following sequence must be send:

**Table 24 Write register BAL\_SETTINGS 16<sub>H</sub>**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.

(table continues...)

### 3 Software guideline

**Table 24 (continued) Write register BAL\_SETTINGS 16<sub>H</sub>**

Frame-type	Value	Comment
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	16 <sub>H</sub>	Address of BAL_SETTINGS register.
Data	0FFF <sub>H</sub>	Sets BAL_SETTINGS = 0FFF <sub>H</sub> to switch on the balancing drivers for cell 0 to 11.
CRC	3A <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

## 3.6 Sleep mode and register reset

### 3.6.1 Sleep mode

The IC can be send into sleep mode by setting the sleep mode bit PD in the OP\_MODE register. The registers that are supplied in sleep mode are not reset.

**Table 25 Write register OP\_MODE 14<sub>H</sub>**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	14 <sub>H</sub>	Address of OP_MODE register.
Data	C401 <sub>H</sub>	Sets PD = 1 <sub>H</sub> activate sleep mode (using default values for the remaining bitfields).
CRC	4D <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

### 3.6.2 Sleep mode registers reset

The bit SLEEP\_REG\_RESET in the OP\_MODE register resets all registers (including registers that are supplied in sleep mode) and activates sleep mode.

**Table 26 Write register OP\_MODE 14<sub>H</sub>**

Frame-type	Value	Comment
Synchronization	1E <sub>H</sub>	Fixed synchronization frame; necessary to start the communication with a defined scheme.
ID	81 <sub>H</sub>	MSB = 1 indicates a write command; 6-bit device ID = 000001 <sub>B</sub> .
Address	14 <sub>H</sub>	Address of OP_MODE register.
Data	C404 <sub>H</sub>	Sets SLEEP_REG_RESET = 1 <sub>H</sub> resets all registers and activates sleep mode (using default values for the remaining bitfields).
CRC	24 <sub>H</sub>	CRC-code is based on 8-bit polynomial shown in <a href="#">CRC</a> .

To reset the sleep mode register for all devices in the daisy chain, the following command sequence must be sent:

1. Set SLEEP\_REG\_RESET bit in the OP\_MODE register for the IC with the highest node ID

---

### **3 Software guideline**

- 2.** After 4 ms, check whether the highest NODE\_ID has performed the reset and is in sleep mode. To do this, send a read command to this node ID. This wake up the device.
- 3.** The highest node is now configured as NODE\_ID = 0 (default) and must therefore be configured with the correct NODE\_ID.
- 4.** Repeat the process with the second highest NODE\_ID, etc.

*Note: The PS\_ERR\_SLEEP bit in the GEN\_DIAG register might be set after a sleep mode register reset. The bit must be manually set to 0<sub>H</sub>.*

## 4 Registers

# 4 Registers

## 4.1 Registers overview

This chapter gives an overview of the registers of the TLE9012DQU. Empty register bitfields or bitfields labeled “RES” (reserved for future use) are as the name indicates reserved for potential future use. When writing into a register, the “RES” part of the register must always be written with “0”. The same applies for read-only bitfields.

When reading, the contents of the “RES” fields should be masked out since the value is not defined.

- r = read access
- w = write access
- wo = write access only one time
- h = the IC hardware can change the contents of the field
- rocw = read-only, clear bit by writing a “0” to the respective bit position
- rocwl = read-only, clear bit by writing a “0”, linked register is reset to default state
- rocr = read-only, clearing bit by reading

## 4.2 Registers overview - REG (ascending offset address)

**Table 27 Registers overview - REG (ascending offset address)**

Short name	Long name	Offset address	Access mode		Reset	Page number
			Read	Write		
PART_CONFIG	Partitioning config (supplied in sleep)	0001 <sub>H</sub>	U	U	Reset	64
OL_OV_THR	Cell voltage thresholds (supplied in sleep)	0002 <sub>H</sub>	U	U	Reset	65
OL_UV_THR	Cell voltage thresholds (supplied in sleep)	0003 <sub>H</sub>	U	U	Reset	66
TEMP_CONF	Temperature measurement configuration (supplied in sleep)	0004 <sub>H</sub>	U	U	Reset	67
INT_OT_WARN_CONF	Internal temperature measurement configuration (supplied in sleep)	0005 <sub>H</sub>	U	U	Reset	68
RR_ERR_CNT	Round robin ERR counters (supplied in sleep)	0008 <sub>H</sub>	U	U	Reset	69
RR_CONFIG	Round robin configuration (supplied in sleep)	0009 <sub>H</sub>	U	U	Reset	70
FAULT_MASK	ERR pin / EMM mask (supplied in sleep)	000A <sub>H</sub>	U	U	Reset	72
GEN_DIAG	General diagnostics (supplied in sleep)	000B <sub>H</sub>	U	U	Reset	74
CELL_UV	Cell voltage supervision warning flags UV (supplied in sleep)	000C <sub>H</sub>	U	U	Reset	77

(table continues...)

## 4 Registers

**Table 27 (continued) Registers overview - REG (ascending offset address)**

<b>Short name</b>	<b>Long name</b>	<b>Offset address</b>	<b>Access mode</b>		<b>Reset</b>	<b>Page number</b>
			<b>Read</b>	<b>Write</b>		
CELL_OV	Cell voltage supervision warning flags OV (supplied in sleep)	000D <sub>H</sub>	U	U	Reset	78
EXT_TEMP_DIAG	External overtemperature warning flags (supplied in sleep)	000E <sub>H</sub>	U	U	Reset	79
DIAG_OL	Diagnostics open load (supplied in sleep)	0010 <sub>H</sub>	U	U	Reset	81
REG_CRC_ERR	REG_CRC_ERR (supplied in sleep)	0011 <sub>H</sub>	U	U	Reset	82
CELL_UV_DAC_C OMP	Cell voltage supervision warning flags UV (supplied in sleep)	0012 <sub>H</sub>	U	U	Reset	83
CELL_OV_DAC_C OMP	Cell voltage supervision warning flags OV (supplied in sleep)	0013 <sub>H</sub>	U	U	Reset	84
OP_MODE	Operation mode	0014 <sub>H</sub>	U	U	Reset	85
BAL_CURR_THR	Balancing current thresholds	0015 <sub>H</sub>	U	U	Reset	86
BAL_SETTINGS	Balance settings	0016 <sub>H</sub>	U	U	Reset	87
AVM_CONFIG	Auxiliary voltage measurement configuration	0017 <sub>H</sub>	U	U	Reset	88
MEAS_CTRL	Measurement control	0018 <sub>H</sub>	U	U	Reset	90
PCVM_i	Primary cell voltage measurement i	0019 <sub>H</sub> +i	U	nBE	Reset	92
SCVM_HIGH	SCVM highest cell voltage	0025 <sub>H</sub>	U	nBE	Reset	93
SCVM_LOW	SCVM lowest cell voltage	0026 <sub>H</sub>	U	nBE	Reset	94
STRESS_PCVM	Stress correction PCVM	0027 <sub>H</sub>	U	nBE	Reset	95
BVM	Block voltage measurement	0028 <sub>H</sub>	U	nBE	Reset	96
EXT_TEMP_0	Temp result 0	0029 <sub>H</sub>	U	U	Reset	97
EXT_TEMP_1	Temp result 1	002A <sub>H</sub>	U	U	Reset	98
EXT_TEMP_2	Temp result 2	002B <sub>H</sub>	U	U	Reset	99
EXT_TEMP_3	Temp result 3	002C <sub>H</sub>	U	U	Reset	100
EXT_TEMP_4	Temp result 4	002D <sub>H</sub>	U	U	Reset	101
EXT_TEMP_R_DIAG	Temp result R diagnose	002F <sub>H</sub>	U	nBE	Reset	102
INT_TEMP	Chip temperature	0030 <sub>H</sub>	U	nBE	Reset	103
MULTI_READ	Multiread command	0031 <sub>H</sub>	U	nBE	Reset	104
MULTI_READCFG	Multiread configuration	0032 <sub>H</sub>	U	U	Reset	105

**(table continues...)**

## 4 Registers

**Table 27 (continued) Registers overview - REG (ascending offset address)**

<b>Short name</b>	<b>Long name</b>	<b>Offset address</b>	<b>Access mode</b>		<b>Reset</b>	<b>Page number</b>
			<b>Read</b>	<b>Write</b>		
BAL_DIAG_OC	Passive balancing diagnostics OVERCURRENT	0033 <sub>H</sub>	U	U	Reset	<a href="#">106</a>
BAL_DIAG_UC	Passive balancing diagnostics UNDERCURRENT	0034 <sub>H</sub>	U	U	Reset	<a href="#">107</a>
INT_TEMP_2	Chip temperature 2	0035 <sub>H</sub>	U	nBE	Reset	<a href="#">108</a>
CONFIG	Configuration	0036 <sub>H</sub>	U	U	Reset	<a href="#">109</a>
GPIO	General purpose input / output	0037 <sub>H</sub>	U	U	Reset	<a href="#">110</a>
GPIO_PWM	PWM settings	0038 <sub>H</sub>	U	U	Reset	<a href="#">112</a>
ICVID	IC version and manufacturing ID	0039 <sub>H</sub>	U	nBE	Reset	<a href="#">113</a>
MAILBOX	Mailbox register	003A <sub>H</sub>	U	U	Reset	<a href="#">114</a>
CUSTOMER_ID_0	Customer ID 0	003B <sub>H</sub>	U	nBE	Reset	<a href="#">115</a>
CUSTOMER_ID_1	Customer ID 1	003C <sub>H</sub>	U	nBE	Reset	<a href="#">116</a>
WDOG_CNT	Watchdog counter	003D <sub>H</sub>	U	U	Reset	<a href="#">117</a>
SCVM_CONFIG	SCVM configuration	003E <sub>H</sub>	U	U	Reset	<a href="#">118</a>
STRESS_AUX	Stress correction AUX	003F <sub>H</sub>	U	nBE	Reset	<a href="#">119</a>
BAL_PWM	Balancing PWM	005B <sub>H</sub>	U	U	Reset	<a href="#">120</a>
BAL_CNT_0	Balancing counter register 0	005C <sub>H</sub>	U	U	Reset	<a href="#">121</a>
BAL_CNT_1	Balancing counter register 1	005D <sub>H</sub>	U	U	Reset	<a href="#">122</a>
BAL_CNT_2	Balancing counter register 2	005E <sub>H</sub>	U	U	Reset	<a href="#">123</a>
BAL_CNT_3	Balancing counter register 3	005F <sub>H</sub>	U	U	Reset	<a href="#">124</a>

## 4 Registers

### 4.3 Partitioning config (supplied in sleep)

#### PART\_CONFIG

Partitioning config [supplied in sleep]

Offset address: 0001<sub>H</sub>

Reset value: 0800<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>EN_C ELL1 1</b>	<b>EN_C ELL1 0</b>	<b>EN_C ELL9</b>	<b>EN_C ELL8</b>	<b>EN_C ELL7</b>	<b>EN_C ELL6</b>	<b>EN_C ELL5</b>	<b>EN_C ELL4</b>	<b>EN_C ELL3</b>	<b>EN_C ELL2</b>	<b>EN_C ELL1</b>	<b>EN_C ELL0</b>
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
EN_CELLi (i=0-10)	i	rw	<b>Enable cell monitoring for cell i</b> 0 <sub>B</sub> <b>NO_CELL_ATTACHED</b> : No cell attached (default) 1 <sub>B</sub> <b>CELL_ATTACHED</b> : Cell attached
EN_CELL11	11	rw	<b>Enable cell monitoring for cell 11</b> 0 <sub>B</sub> <b>NO_CELL_ATTACHED</b> : No cell attached 1 <sub>B</sub> <b>CELL_ATTACHED</b> : Cell attached (default)

## 4 Registers

### 4.4 Cell voltage thresholds (supplied in sleep)

#### OL\_OV\_THR


Cell voltage thresholds [supplied in sleep]

Offset address:

0002<sub>H</sub>

Reset value:

FFFF<sub>H</sub>



Field	Bits	Type	Description
OV_THR	9:0	rw	<b>Overvoltage fault threshold</b> 10-bit overvoltage fault threshold. Battery input voltages (U0 to U11) are tested for overvoltage with given value. OV error is detected and indicated in GEN_DIAG register if cell voltage is higher than OV fault threshold. 3FF <sub>H</sub> <b>THRESHOLD:</b> Threshold (default)
OL_THR_MAX	15:10	rw	<b>Open load maximum voltage drop threshold (LSB8)</b> 6-bit (LSB8) to define the maximum threshold for the voltage drop while OL-diagnostics ( $I_{OL\_DIAG} * R_F$ ). If voltage drop > OL_THR_MAX, the OLx bit of channel x is set. 3F <sub>H</sub> <b>THRESHOLD:</b> Threshold (default)

## 4 Registers


### 4.5 Cell voltage thresholds (supplied in sleep)

#### OL\_UV\_THR

Offset address: 0003<sub>H</sub>

Cell voltage thresholds [supplied in sleep]

Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
UV_THR	9:0	rw	<b>Undervoltage fault threshold</b> 10-bit undervoltage fault threshold. Battery input voltages (U0 to U11) are tested for undervoltage with given value. UV error is detected and indicated in GEN_DIAG register if cell voltage is lower than UV fault threshold. 000 <sub>H</sub> <b>THRESHOLD:</b> Threshold (default)
OL_THR_MIN	15:10	rw	<b>Open load minimum voltage drop threshold (LSB8)</b> 6-bit (LSB8) to define the minimum threshold for the voltage drop while OL-diagnostics ( $I_{OL\_DIAG} * R_F$ ). If voltage drop < OL_THR_MIN, the OLx bit of channel x is set. 00 <sub>H</sub> <b>THRESHOLD:</b> Threshold (default)

## 4 Registers

### 4.6 Temperature measurement configuration (supplied in sleep)

**TEMP\_CONF** Offset address: 0004<sub>H</sub>  
 Temperature measurement configuration [supplied in sleep] Reset value: 0000<sub>H</sub>

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	NR_TEMP_SENSE	I_NTC	EXT_OT_THR													
	r	rw	rw												rw	

Field	Bits	Type	Description
EXT_OT_THR	9:0	rw	<b>External overtemperature threshold</b> 10-bit overtemperature fault threshold. Overtemperature error is detected and indicated in GEN_DIAG register if the external temperature result is lower than the fault threshold. Balancing is deactivated. 000 <sub>H</sub> <b>THRESHOLD:</b> Threshold (default)
I_NTC	11:10	rw	<b>Current source used for OT fault</b> 00 <sub>B</sub> <b>I_0:</b> ITMPz_0 used (default) 01 <sub>B</sub> <b>I_1:</b> ITMPz_1 used 10 <sub>B</sub> <b>I_2:</b> ITMPz_2 used 11 <sub>B</sub> <b>I_3:</b> ITMPz_3 used
NR_TEMP_SENSE	14:12	rw	<b>Number of external temperature sensors</b> 000 <sub>B</sub> <b>NO_EXT_SENSOR:</b> No external TMP sensor (default) 001 <sub>B</sub> <b>TMP0:</b> TMP0 active 010 <sub>B</sub> <b>TMP0_1:</b> TMP0 + TMP1 active 011 <sub>B</sub> <b>TMP0_2:</b> TMP0 + TMP1 + TMP2 active 100 <sub>B</sub> <b>TMP0_3:</b> TMP0 + TMP1 + TMP2 + TMP3 active 101 <sub>B</sub> <b>TMP0_4:</b> TMP0 + TMP1 + TMP2 + TMP3 + TMP4 active

## 4 Registers

### 4.7 Internal temperature measurement configuration (supplied in sleep)

#### INT\_OT\_WARN\_CONF

Offset address:

0005<sub>H</sub>

Internal temperature measurement configuration  
 [supplied in sleep)

Reset value:

0000<sub>H</sub>


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Res</b>				<b>INT_OT_THR</b>											
r								rw							

Field	Bits	Type	Description
INT_OT_THR	9:0	rw	<p><b>Internal overtemperature threshold</b></p> <p>10-bit overtemperature fault threshold. Overtemperature error is detected and indicated in GEN_DIAG register if the internal temperature result is LOWER than the fault threshold. Balancing is deactivated.</p> <p>000<sub>H</sub> <b>THRESHOLD:</b> Threshold (default)</p>

## 4 Registers

### 4.8 Round robin ERR counters (supplied in sleep)

<b>RR_ERR_CNT</b>	Offset address:	0008 <sub>H</sub>
Round robin ERR counters [supplied in sleep]	Reset value:	0002 <sub>H</sub>



Field	Bits	Type	Description
NR_ERR	2:0	rw	<p><b>Number of errors</b></p> <p>Number of consecutive detected errors before error is valid and set in GEN_DIAG and individual fault registers. Only used for faults where counter NR_ERR is active (this can be set in register NR_ERR_MASK). Please note: The register CRC errors as well as the internal IC errors do not have an error counter.</p> <p>000<sub>B</sub> <b>ERR_0</b>: 0      001<sub>B</sub> <b>ERR_1</b>: 1      010<sub>B</sub> <b>ERR_2</b>: 2 (default)      011<sub>B</sub> <b>ERR_3</b>: 3      100<sub>B</sub> <b>ERR_4</b>: 4      101<sub>B</sub> <b>ERR_5</b>: 5      110<sub>B</sub> <b>ERR_6</b>: 6      111<sub>B</sub> <b>ERR_7</b>: 7</p>
NR_EXT_TEMP_START	5:3	rw	<p><b>External temperature triggering in round robin</b></p> <p>000<sub>B</sub> <b>EVERY_RR</b>: Every RR (default)      001<sub>B</sub> <b>1RR_1RR_NO_MES</b>: 1 RR measurement, 1 RR no measurement      010<sub>B</sub> <b>1RR_2RR_NO_MES</b>: 1 RR measurement, 2 RR no measurement      011<sub>B</sub> <b>1RR_3RR_NO_MES</b>: 1 RR measurement, 3 RR no measurement      100<sub>B</sub> <b>1RR_4RR_NO_MES</b>: 1 RR measurement, 4 RR no measurement      101<sub>B</sub> <b>1RR_5RR_NO_MES</b>: 1 RR measurement, 5 RR no measurement      110<sub>B</sub> <b>1RR_6RR_NO_MES</b>: 1 RR measurement, 6 RR no measurement      111<sub>B</sub> <b>1RR_7RR_NO_MES</b>: 1 RR measurement, 7 RR no measurement</p>
RR_SLEEP_CNT	15:6	rw	<p><b>Round robin timing in sleep mode</b></p> <p>000<sub>H</sub> <b>DEACT</b>: RR in sleep mode is deactivated (default).      001<sub>H</sub> <b>RR_SLEEP_1</b>: tRR_sleep_LSB      3FF<sub>H</sub> <b>RR_SLEEP_1023</b>: tRR_sleep_LSB*1023</p>

## 4 Registers

### 4.9 Round robin configuration (supplied in sleep)

#### RR\_CONFIG

Offset address: 0009<sub>H</sub>

Round robin configuration [supplied in sleep])

Reset value: 8024<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M_NR_ERR_BAL_OC	M_N_R_ER_R_BA_L_UC	M_N_R_ER_R_CE_LL_O_V	M_N_R_ER_R_CE_LL_U_V	M_N_R_ER_R_IN_T_OT	M_N_R_ER_R_EX_T_T_ERR	M_N_R_ER_R_EX_T_T_ERR	M_N_R_ER_R_OL_C_ER_R	M_N_R_ER_R_AD_C_ER_R	M_N_R_ER_R_YNC	RR_S	RR_CNT				

Field	Bits	Type	Description
RR_CNT	6:0	rw	<b>Round robin counter</b> 00 <sub>H</sub> <b>RR_0</b> : Round robin starts every tRR_min. 24 <sub>H</sub> <b>RR_36</b> : Round robin starts every tRR_min + 36 * tRR_LSB (default). 7F <sub>H</sub> <b>RR_127</b> : Round robin starts every tRR_max.
RR_SYNC	7	rw	<b>Round robin synchronization</b> 0 <sub>B</sub> <b>NO_SYNC</b> : No synch with WD_CNT write access (default). 1 <sub>B</sub> <b>SYNC</b> : Synch with WD_CNT write access (RR will be started by write access, if RR is already running the RR will be restarted from beginning again).
M_NR_ERR_A_DC_ERR	8	rw	<b>Mask NR_ERR counter for ADC error</b> 0 <sub>B</sub> <b>DISABLE</b> : No masking of NR_ERR. Counter is active (default). 1 <sub>B</sub> <b>ENABLE</b> : NR_ERR counter masked. Fault valid after first detection.
M_NR_ERR_O_L_ERR	9	rw	<b>Mask NR_ERR counter for open load error</b> 0 <sub>B</sub> <b>DISABLE</b> : No masking of NR_ERR. Counter is active (default). 1 <sub>B</sub> <b>ENABLE</b> : NR_ERR counter masked. Fault valid after first detection.
M_NR_ERR_EX_T_T_ERR	10	rw	<b>Mask NR_ERR counter for external temperature error</b> 0 <sub>B</sub> <b>DISABLE</b> : No masking of NR_ERR. Counter is active (default). 1 <sub>B</sub> <b>ENABLE</b> : NR_ERR counter masked. Fault valid after first detection.
M_NR_ERR_IN_T_OT	11	rw	<b>Mask NR_ERR counter for internal temperature error</b> 0 <sub>B</sub> <b>DISABLE</b> : No masking of NR_ERR. Counter is active (default). 1 <sub>B</sub> <b>ENABLE</b> : NR_ERR counter masked. Fault valid after first detection.
M_NR_ERR_CE_LL_UV	12	rw	<b>Mask NR_ERR counter for undervoltage error</b> 0 <sub>B</sub> <b>DISABLE</b> : No masking of NR_ERR. Counter is active (default). 1 <sub>B</sub> <b>ENABLE</b> : NR_ERR counter masked. Fault valid after first detection.
M_NR_ERR_CE_LL_OV	13	rw	<b>Mask NR_ERR counter for overvoltage error</b> 0 <sub>B</sub> <b>DISABLE</b> : No masking of NR_ERR. Counter is active (default). 1 <sub>B</sub> <b>ENABLE</b> : NR_ERR counter masked. Fault valid after first detection.

(table continues...)

## 4 Registers

(continued)

Field	Bits	Type	Description
M_NR_ERR_B_AL_UC	14	rw	<b>Mmask NR_ERR counter for balancing error undercurrent</b> 0 <sub>B</sub> <b>DISABLE</b> : No masking of NR_ERR. Counter is active (default). 1 <sub>B</sub> <b>ENABLE</b> : NR_ERR counter masked. Fault valid after first detection.
M_NR_ERR_B_AL_OC	15	rw	<b>Mask NR_ERR counter for balancing error overcurrent</b> 0 <sub>B</sub> <b>DISABLE</b> : No masking of NR_ERR. Counter is active. 1 <sub>B</sub> <b>ENABLE</b> : NR_ERR counter masked. Fault valid after first detection (default).

## 4 Registers

### 4.10 ERR pin / EMM mask (supplied in sleep)

#### FAULT\_MASK

Offset address: 000A<sub>H</sub>

ERR pin / EMM mask [supplied in sleep])

Reset value: 0000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M_BA L_ER R_OC	M_B AL_E RR_UC	M_C ELL_OV	M_C ELL_UV	M_IN T_OT	M_E XT_T _ERR	M_R EG_C RC_E RR	M_IN T_IC _ERR	M_O L_ER R	M_A DC_E RR	ERR_PIN				Res	

rw r

Field	Bits	Type	Description
ERR_PIN	5	rw	<b>Enable Error PIN functionality</b>  0 <sub>B</sub> <b>DISABLE</b> : ERR pin deactivated, EMM signal active. Device goes back to the mode as it was before the EMM (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR Pin function enabled. Fault indication only via ERR Pin. EMM signal deactivated. If ERR PIN triggered, pin stays high (device is then in normal mode) until watchdog runs out or pin is cleared.
M_ADC_ERR	6	rw	<b>EMM/ERR mask for ADC error</b>  0 <sub>B</sub> <b>DISABLE</b> : ERR/EMM will NOT be set if this type of error occurs (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR/EMM will be set for this type of error.
M_OL_ERR	7	rw	<b>EMM/ERR mask for open load error</b>  0 <sub>B</sub> <b>DISABLE</b> : ERR/EMM will NOT be set if this type of error occurs (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR/EMM will be set for this type of error.
M_INT_IC_ERR	8	rw	<b>EMM/ERR mask for internal IC error</b>  0 <sub>B</sub> <b>DISABLE</b> : ERR/EMM will NOT be set if this type of error occurs (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR/EMM will be set for this type of error.
M_REG_CRC_E RR	9	rw	<b>EMM/ERR mask for register CRC error</b>  0 <sub>B</sub> <b>DISABLE</b> : ERR/EMM will NOT be set if this type of error occurs (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR/EMM will be set for this type of error.
M_EXT_T_ERR	10	rw	<b>EMM/ERR mask for external temperature error</b>  0 <sub>B</sub> <b>DISABLE</b> : ERR/EMM will NOT be set if this type of error occurs (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR/EMM will be set for this type of error.
M_INT_OT	11	rw	<b>EMM/ERR mask for internal temperature error</b>  0 <sub>B</sub> <b>DISABLE</b> : ERR/EMM will NOT be set if this type of error occurs (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR/EMM will be set for this type of error.

(table continues...)

## 4 Registers

(continued)

Field	Bits	Type	Description
M_CELL_UV	12	rw	<b>EMM/ERR mask for cell undervoltage error</b> 0 <sub>B</sub> <b>DISABLE</b> : ERR/EMM will NOT be set if this type of error occurs (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR/EMM will be set for this type of error.
M_CELL_OV	13	rw	<b>EMM/ERR mask for cell overvoltage error</b> 0 <sub>B</sub> <b>DISABLE</b> : ERR/EMM will NOT be set if this type of error occurs (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR/EMM will be set for this type of error.
M_BAL_ERR_U_C	14	rw	<b>EMM/ERR mask for balancing error undercurrent</b> 0 <sub>B</sub> <b>DISABLE</b> : ERR/EMM will NOT be set if this type of error occurs (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR/EMM will be set for this type of error.
M_BAL_ERR_O_C	15	rw	<b>EMM/ERR mask for balancing error overcurrent</b> 0 <sub>B</sub> <b>DISABLE</b> : ERR/EMM will NOT be set if this type of error occurs (default). 1 <sub>B</sub> <b>ENABLE</b> : ERR/EMM will be set for this type of error.

## 4 Registers

### 4.11 General diagnostics (supplied in sleep)

<b>GEN_DIAG</b>	Offset address:	000B <sub>H</sub>
General diagnostics [supplied in sleep])	Reset value:	0000 <sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>BAL_ERR_OC</b>	<b>BAL_ERR_UC</b>	<b>CELL_OV</b>	<b>CELL_UV</b>	<b>INT_OT</b>	<b>EXT_T_ER_R</b>	<b>REG_CRC_ERR</b>	<b>INT_I_C_ER_R</b>	<b>OL_E_RR</b>	<b>ADC_ERR</b>	<b>PS_E_RR_SLEEP</b>	<b>RR_ACTIVE</b>	<b>LOC_MEAS</b>	<b>BAL_ACTIVE</b>	<b>MOT_MOB_N</b>	<b>UART_WAKEUP</b>
rocwl	rocwl	rocwl	rocwl	rocw	rocwl	rocwl	rocw	rocwl	rocw	rocw	rh	rh	rh	rh	rh

Field	Bits	Type	Description
UART_WAKEUP	0	rh	<b>Wake-up via UART</b> 0 <sub>B</sub> <b>ISOUART</b> : Wake-up via iso UART (default) 1 <sub>B</sub> <b>UART</b> : Wake-up via UART (GPIO)
MOT_MOB_N	1	rh	<b>Primary on Top/Bottom configuration</b> 0 <sub>B</sub> <b>BOTTOM</b> : Configured as primary on bottom (default) 1 <sub>B</sub> <b>TOP</b> : Configured as primary on top
BAL_ACTIVE	2	rh	<b>Balancing active</b> 0 <sub>B</sub> <b>OFF</b> : No balancing ongoing (default) 1 <sub>B</sub> <b>ON</b> : Balancing ongoing, at least one channel is on
LOCK_MEAS	3	rh	<b>Lock measurement</b> This bit indicates an ongoing PCVM, SCVM, BVM or AVM measurement or a delayed RR. 0 <sub>B</sub> <b>MEAS_OFF</b> : No measurement ongoing (default) 1 <sub>B</sub> <b>MEAS_ON</b> : PCVM, SCVM, BVM or AVM measurement ongoing
RR_ACTIVE	4	rh	<b>Round robin active</b> This bit indicates if the round robin was active during read. 0 <sub>B</sub> <b>OFF</b> : No round robin active (default) 1 <sub>B</sub> <b>ON</b> : Round robin active
PS_ERR_SLEEP	5	rocw	<b>Power supply error induced sleep</b> 0 <sub>B</sub> <b>NO_ERR</b> : No power supply error induced sleep (default) 1 <sub>B</sub> <b>ERR_OCCURRED</b> : Power supply error induced sleep occurred
ADC_ERR	6	rocw	<b>ADC Error</b> 0 <sub>B</sub> <b>NO_ERR</b> : No ADC mismatch between sum of PCVM and BVM (default) 1 <sub>B</sub> <b>ERR_OCCURRED</b> : ERROR of ADC-result comparison. Balancing deactivated.

(table continues...)

## 4 Registers

(continued)

Field	Bits	Type	Description
OL_ERR	7	rocwl	<p><b>Open load error</b></p> <p>Please note: Resetting the error here resets also the respective detailed error register.</p> <p>0<sub>B</sub> <b>NO_ERR</b>: No open load error (default)      1<sub>B</sub> <b>ERR_OCCURRED</b>: Open load error occurred. Detailed information in the respective error register. Balancing deactivated.</p>
INT_IC_ERR	8	rocw	<p><b>Internal IC error</b></p> <p>0<sub>B</sub> <b>NO_ERR</b>: No internal error (default)      1<sub>B</sub> <b>ERR_OCCURRED</b>: Internal IC check error occurred. Balancing is deactivated.</p>
REG_CRC_ERR	9	rocwl	<p><b>Register CRC error</b></p> <p>Please note: Resetting the error here resets also the respective detailed error register.</p> <p>0<sub>B</sub> <b>NO_ERR</b>: No CRC check error (default)      1<sub>B</sub> <b>ERR_OCCURRED</b>: CRC check error occurred. Detailed information in the respective error register. Balancing deactivated.</p>
EXT_T_ERR	10	rocwl	<p><b>External temperature error</b></p> <p>Please note: Resetting the error here resets also the respective detailed error register.</p> <p>0<sub>B</sub> <b>NO_ERR</b>: No external temperature error (default)      1<sub>B</sub> <b>ERR_OCCURRED</b>: External temperature error occurred. Detailed information in the respective error register. Balancing is deactivated.</p>
INT_OT	11	rocw	<p><b>Internal temperature (OT) error</b></p> <p>0<sub>B</sub> <b>NO_ERR</b>: No internal OT error (default)      1<sub>B</sub> <b>ERR_OCCURRED</b>: Internal OT error occurred. Balancing is deactivated.</p>
CELL_UV	12	rocwl	<p><b>Cell undervoltage (UV) error</b></p> <p>Please note: Resetting the error here resets also the respective detailed error register.</p> <p>0<sub>B</sub> <b>NO_ERR</b>: No UV error (default)      1<sub>B</sub> <b>ERR_OCCURRED</b>: UV error occurred. Detailed information in the respective error register.</p>
CELL_OV	13	rocwl	<p><b>Cell overvoltage (OV) error</b></p> <p>Please note: Resetting the error here resets also the respective detailed error register.</p> <p>0<sub>B</sub> <b>NO_ERR</b>: No OV error (default)      1<sub>B</sub> <b>ERR_OCCURRED</b>: OV error occurred. Detailed information in the respective error register.</p>
BAL_ERR_UC	14	rocwl	<p><b>Balancing error undcurrent (will be reset in sleep mode)</b></p> <p>Please note: Resetting the error here resets also the respective detailed error register.</p> <p>0<sub>B</sub> <b>NO_ERR</b>: No balancing error (default)      1<sub>B</sub> <b>ERR_OCCURRED</b>: Balancing error occurred. Detailed information in the respective error register.</p>

(table continues...)

## 4 Registers

(continued)

Field	Bits	Type	Description
BAL_ERR_OC	15	rocwl	<b>Balancing error overcurrent (will be reset in sleep mode)</b> Please Note: Resetting the error here resets also the respective detailed error register. 0 <sub>B</sub> <b>NO_ERR</b> : No balancing error (default) 1 <sub>B</sub> <b>ERR_OCCURRED</b> : Balancing error occurred. Detailed information in the respective error register.

## 4 Registers

### 4.12 Cell voltage supervision warning flags UV (supplied in sleep)

#### CELL\_UV

Offset address: 000C<sub>H</sub>

Cell voltage supervision warning flags UV [supplied in sleep])

Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>UV_1 1</b>	<b>UV_1 0</b>	<b>UV_9</b>	<b>UV_8</b>	<b>UV_7</b>	<b>UV_6</b>	<b>UV_5</b>	<b>UV_4</b>	<b>UV_3</b>	<b>UV_2</b>	<b>UV_1</b>	<b>UV_0</b>

rocw      rocw

Field	Bits	Type	Description
UV_i (i=0-11)	i	rocw	<p><b>Undervoltage in cell i</b></p> <p>Can also be cleared on write '0' to connected GEN_DIAG register bit.</p> <p>0<sub>B</sub> <b>NO_UV</b>: No undervoltage detected in respective cell (default)      1<sub>B</sub> <b>UV</b>: Undervoltage detected in respective cell. Balancing is deactivated.</p>

## 4 Registers

### 4.13 Cell voltage supervision warning flags OV (supplied in sleep)

#### CELL\_OV

Offset address:

0000DH

Cell voltage supervision warning flags OV [supplied in sleep])

Reset value:

0000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>OV_1 1</b>	<b>OV_1 0</b>	<b>OV_9</b>	<b>OV_8</b>	<b>OV_7</b>	<b>OV_6</b>	<b>OV_5</b>	<b>OV_4</b>	<b>OV_3</b>	<b>OV_2</b>	<b>OV_1</b>	<b>OV_0</b>

rocw rocw

Field	Bits	Type	Description
OV_i (i=0-11)	i	rocw	<p><b>Overvoltage in cell i</b></p> <p>Can also be cleared on write '0' to connected GEN_DIAG register bit.</p> <p>0<sub>B</sub> <b>NO_OV</b>: No overvoltage detected in respective cell (default)</p> <p>1<sub>B</sub> <b>OV</b>: Overvoltage detected in respective cell. Balancing is deactivated.</p>

## 4 Registers

### 4.14 External overtemperature warning flags (supplied in sleep)

EXT_TEMP_DIAG																Offset address:	000E <sub>H</sub>
																Reset value:	0000 <sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Res	OT4	SHO RT4	OPE N4	OT3	SHO RT3	OPE N3	OT2	SHO RT2	OPE N2	OT1	SHO RT1	OPE N1	OT0	SHO RTO	OPE NO	
r	rocw	rocw	rocw	rocw												

Field	Bits	Type	Description
OPEN0	0	rocw	<b>Open load in external temp 0</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_OL</b> : No open load in external temp 0 (default) 1 <sub>B</sub> <b>OL_OCCURRED</b> : Open load in external temp 0
SHORT0	1	rocw	<b>Short in external temp 0</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_SHORT</b> : No short in external temp 0 (default) 1 <sub>B</sub> <b>SHORT_OCCURRED</b> : Short in external temp 0
OT0	2	rocw	<b>Overtemperature in external temp 0</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_OT</b> : No overtemperature in external temp 0 (default) 1 <sub>B</sub> <b>OT_OCCURRED</b> : ADC conversion of external temp 0 measurement < overtemperature threshold EXT_OT_THR
OPEN1	3	rocw	<b>Open load in external temp 1</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_OL</b> : No open load in external temp 1 (default) 1 <sub>B</sub> <b>OL_OCCURRED</b> : Open load in external temp 1
SHORT1	4	rocw	<b>Short in external temp 1</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_SHORT</b> : No short in external temp 1 (default) 1 <sub>B</sub> <b>SHORT_OCCURRED</b> : Short in external temp 1
OT1	5	rocw	<b>Overtemperature in external temp 1</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_OT</b> : No overtemperature in external temp 1 (default) 1 <sub>B</sub> <b>OT_OCCURRED</b> : ADC conversion of external temp 1 measurement < overtemperature threshold EXT_OT_THR
OPEN2	6	rocw	<b>Open load in external temp 2</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_OL</b> : No open load in external temp 2 (default) 1 <sub>B</sub> <b>OL_OCCURRED</b> : Open load in external temp 2

(table continues...)

## 4 Registers

(continued)

Field	Bits	Type	Description
SHORT2	7	rocw	<b>Short in external temp 2</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_SHORT</b> : No short in external temp 2 (default) 1 <sub>B</sub> <b>SHORT_OCCURRED</b> : Short in external temp 2
OT2	8	rocw	<b>Overtemperature in external temp 2</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_OT</b> : No overtemperature in external temp 2 (default) 1 <sub>B</sub> <b>OT_OCCURRED</b> : ADC conversion of external temp 2 measurement < overtemperature threshold EXT_OT_THR
OPEN3	9	rocw	<b>Open load in external temp 3</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_OL</b> : No open load in external temp 3 (default) 1 <sub>B</sub> <b>OL_OCCURRED</b> : Open load in external temp 3
SHORT3	10	rocw	<b>Short in external temp 3</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_SHORT</b> : No short in external temp 3 (default) 1 <sub>B</sub> <b>SHORT_OCCURRED</b> : Short in external temp 3
OT3	11	rocw	<b>Overtemperature in external temp 3</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_OT</b> : No overtemperature in external temp 3 (default) 1 <sub>B</sub> <b>OT_OCCURRED</b> : ADC conversion of external temp 3 measurement < overtemperature threshold EXT_OT_THR
OPEN4	12	rocw	<b>Open load in external temp 4</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_OL</b> : No open load in external temp 4 (default) 1 <sub>B</sub> <b>OL_OCCURRED</b> : Open load in external temp 4
SHORT4	13	rocw	<b>Short in external temp 4</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_SHORT</b> : No short in external temp 4 (default) 1 <sub>B</sub> <b>SHORT_OCCURRED</b> : Short in external temp 4
OT4	14	rocw	<b>Overtemperature in external temp 4</b> Can also be cleared on write '0' to connected GEN_DIAG register bit. 0 <sub>B</sub> <b>NO_OT</b> : No overtemperature in external temp 4 (default) 1 <sub>B</sub> <b>OT_OCCURRED</b> : ADC conversion of external temp 4 measurement < overtemperature threshold EXT_OT_THR

## 4 Registers

### 4.15 Diagnostics open load (supplied in sleep)

#### DIAG\_OL

Offset address: 0010<sub>H</sub>

Diagnostics open load [supplied in sleep]

Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>OL_1 1</b>	<b>OL_1 0</b>	<b>OL_9</b>	<b>OL_8</b>	<b>OL_7</b>	<b>OL_6</b>	<b>OL_5</b>	<b>OL_4</b>	<b>OL_3</b>	<b>OL_2</b>	<b>OL_1</b>	<b>OL_0</b>


rocw      rocw

Field	Bits	Type	Description
OL_i (i=0-11)	i	rocw	<p><b>Open load channel i</b></p> <p>Can also be cleared on write '0' to connected GEN_DIAG register bit.</p> <p>0<sub>B</sub> <b>NO_OL</b>: No open load detected for respective channel (default)      1<sub>B</sub> <b>OL</b>: Open load detected for respective channel</p>

## 4 Registers

### 4.16 REG\_CRC\_ERR (supplied in sleep)

**REG\_CRC\_ERR** Offset address: 0011<sub>H</sub>  
 REG\_CRC\_ERR [supplied in sleep] Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
ADDR	6:0	rocw	<p><b>Register address of register where CRC check failed</b>                      Register address of CRC check fail, can also be cleared on write '0' to connected GEN_DIAG register bit.</p> <p>00<sub>H</sub> <b>DEFAULT:</b> Register address</p>

## 4 Registers

### 4.17 Cell voltage supervision warning flags UV (supplied in sleep)

#### CELL\_UV\_DAC\_COMP

Offset address: 0012<sub>H</sub>

Cell voltage supervision warning flags UV [supplied in sleep])

Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>UV_1 1</b>	<b>UV_1 0</b>	<b>UV_9</b>	<b>UV_8</b>	<b>UV_7</b>	<b>UV_6</b>	<b>UV_5</b>	<b>UV_4</b>	<b>UV_3</b>	<b>UV_2</b>	<b>UV_1</b>	<b>UV_0</b>

rocw      rocw

Field	Bits	Type	Description
UV_i (i=0-11)	i	rocw	<p><b>Undervoltage in cell i</b></p> <p>Can also be cleared on write '0' to connected GEN_DIAG register bit.</p> <p>0<sub>B</sub> <b>NO_UV</b>: No undervoltage detected in respective cell (default)      1<sub>B</sub> <b>UV</b>: Undervoltage detected in respective cell</p>

## 4 Registers

### 4.18 Cell voltage supervision warning flags OV (supplied in sleep)

#### CELL\_OV\_DAC\_COMP

Offset address: 0013<sub>H</sub>

Cell voltage supervision warning flags OV [supplied in sleep])

Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>OV_1 1</b>	<b>OV_1 0</b>	<b>OV_9</b>	<b>OV_8</b>	<b>OV_7</b>	<b>OV_6</b>	<b>OV_5</b>	<b>OV_4</b>	<b>OV_3</b>	<b>OV_2</b>	<b>OV_1</b>	<b>OV_0</b>


rocw      rocw

Field	Bits	Type	Description
OV_i (i=0-11)	i	rocw	<p><b>Overvoltage in cell i</b></p> <p>Can also be cleared on write '0' to connected GEN_DIAG register bit.</p> <p>0<sub>B</sub> <b>NO_OV</b>: No overvoltage detected in respective cell (default)</p> <p>1<sub>B</sub> <b>OV</b>: Overvoltage detected in respective cell</p>

## 4 Registers

### 4.19 Operation mode

<b>OP_MODE</b>	Offset address:	0014 <sub>H</sub>
Operation mode	Reset value:	C400 <sub>H</sub>



Field	Bits	Type	Description
PD	0	rw	<b>Activate sleep mode</b> 0 <sub>B</sub> <b>NORMAL_OP</b> : Chip operating in normal mode (default) 1 <sub>B</sub> <b>PWD_OP</b> : Chip is set to sleep mode. No further communication possible after bit is set to '1'.
EXT_WD	1	rw	<b>Extended watchdog</b> 0 <sub>B</sub> <b>NOT_ACTIVE</b> : No extended watchdog (default) 1 <sub>B</sub> <b>ACTIVE</b> : Extended watchdog active
SLEEP_REG_RESET	2	rwh	<b>Sleep mode registers reset</b> 0 <sub>B</sub> <b>NORMAL_OP</b> : Chip operating in normal mode (default) 1 <sub>B</sub> <b>SLEEP_REG_RESET_OP</b> : Resets all registers that are supplied in sleep mode. No further communication possible after bit is set to '1'.
I_DIAG_EN	3	rw	<b>Force OL diagnostics currents</b> 0 <sub>B</sub> <b>OFF</b> : Diagnostics currents switched via round robin (default) 1 <sub>B</sub> <b>ON</b> : Diagnostics currents enabled for all channels
LR_TIME	15:10	rw	<b>Long-running mode measurement restart time</b> 00 <sub>H</sub> <b>MIN</b> : Minimum (1.17ms) 31 <sub>H</sub> <b>DEFAULT</b> : 6.25 ms

## 4 Registers


### 4.20 Balancing current thresholds

#### BAL\_CURR\_THR

Offset address: 0015<sub>H</sub>

Balancing current thresholds

Reset value: 00AC<sub>H</sub>



Field	Bits	Type	Description
OC_THR	7:0	rw	<p><b>Overcurrent fault threshold</b>            8-bit to define the maximum voltage drop during balancing diagnostics. If the voltage drop (<math>I_{Bal} * R_F</math>) &gt; OC_THR the overcurrent is detected.</p> <p>AC<sub>H</sub> <b>DEFAULT:</b> Default</p>
UC_THR	15:8	rw	<p><b>Undercurrent fault threshold</b>            8-bit to define the minimum voltage drop during balancing diagnostics. If the voltage drop (<math>I_{Bal} * R_F</math>) &lt; UC_THR the undercurrent is detected.</p> <p>00<sub>H</sub> <b>DEFAULT:</b> Default</p>

## 4 Registers

### 4.21 Balance settings

**BAL\_SETTINGS** Offset address: 0016<sub>H</sub>  
 Balance settings Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>ON1 1</b>	<b>ON1 0</b>	<b>ON9</b>	<b>ON8</b>	<b>ON7</b>	<b>ON6</b>	<b>ON5</b>	<b>ON4</b>	<b>ON3</b>	<b>ON2</b>	<b>ON1</b>	<b>ONO</b>

rwh      rwh

Field	Bits	Type	Description
ONi (i=0-11)	i	rwh	<b>Switching state of balancing switch i</b> 0 <sub>B</sub> <b>OFF</b> : Respective balancing switch off (default) 1 <sub>B</sub> <b>ON</b> : Respective balancing switch on

## 4 Registers

### 4.22 Auxiliary voltage measurement configuration

<b>AVM_CONFIG</b>		Offset address:	0017 <sub>H</sub>
Auxiliary voltage measurement configuration		Reset value:	0007 <sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R_DI AG_C UR_S RC	R_DIAG_SE L_1	R_DIAG_SE L_0	Res	R_DI AG	AUX_BIPO_LAR	AVM_TM_P4_MAS_K	AVM_TM_P3_MAS_K	AVM_TM_P2_MAS_K	AVM_TM_P1_MAS_K	AVM_TM_P0_MAS_K		TEMP_MUX_DIAG_SEL			

Field	Bits	Type	Description
TEMP_MUX_DIAG_SEL	2:0	rw	<b>Selector for external temp diagnose</b> 000 <sub>B</sub> <b>PD_EXT_TEMP_0</b> : Pulldown for external temp 0 measurement is active. 001 <sub>B</sub> <b>PD_EXT_TEMP_1</b> : Pulldown for external temp 1 measurement is active. 010 <sub>B</sub> <b>PD_EXT_TEMP_2</b> : Pulldown for external temp 2 measurement is active. 011 <sub>B</sub> <b>PD_EXT_TEMP_3</b> : Pulldown for external temp 3 measurement is active. 100 <sub>B</sub> <b>PD_EXT_TEMP_4</b> : Pulldown for external temp 4 measurement is active. 111 <sub>B</sub> <b>NO_PD</b> : No pulldown is active (default),
AVM_TMP0_MASK	3	rw	<b>Activate auxiliary measurement via deactivate TMP0 as part of AVM</b> 0 <sub>B</sub> <b>MASKED</b> : Manual AVM TMP0 measurement masked out when AVM_START bit triggered (default). 1 <sub>B</sub> <b>PERFORMED</b> : Manual AVM TMP0 measurement performed when AVM_START bit triggered.
AVM_TMP1_MASK	4	rw	<b>Activate auxiliary measurement via deactivate TMP1 as part of AVM</b> 0 <sub>B</sub> <b>MASKED</b> : Manual AVM TMP1 measurement masked out when AVM_START bit triggered (default). 1 <sub>B</sub> <b>PERFORMED</b> : Manual AVM TMP1 measurement performed when AVM_START bit triggered.
AVM_TMP2_MASK	5	rw	<b>Activate auxiliary measurement via deactivate TMP2 as part of AVM</b> 0 <sub>B</sub> <b>MASKED</b> : Manual AVM TMP2 measurement masked out when AVM_START bit triggered (default). 1 <sub>B</sub> <b>PERFORMED</b> : Manual AVM TMP2 measurement performed when AVM_START bit triggered.
AVM_TMP3_MASK	6	rw	<b>Activate auxiliary measurement via deactivate TMP3 as part of AVM</b> 0 <sub>B</sub> <b>MASKED</b> : Manual AVM TMP3 measurement masked out when AVM_START bit triggered (default). 1 <sub>B</sub> <b>PERFORMED</b> : Manual AVM TMP3 measurement performed when AVM_START bit triggered.

(table continues...)

## 4 Registers

(continued)

Field	Bits	Type	Description
AVM_TMP4_MASK	7	rw	<p><b>Activate auxiliary measurement via deactive TMP4 as part of AVM</b></p> <p>0<sub>B</sub> <b>MASKED</b>: Manual AVM TMP4 measurement masked out when AVM_START bit triggered (default).</p> <p>1<sub>B</sub> <b>PERFORMED</b>: Manual AVM TMP4 measurement performed when AVM_START bit triggered.</p>
AUX_BIPOLAR	8	rwh	<p><b>Bipolar AUX measurement instead of BVM</b></p> <p>0<sub>B</sub> <b>BVM</b>: Normal BVM measurement</p> <p>1<sub>B</sub> <b>AUX</b>: Bipolar AUX measurement instead of BVM (Bit is reset when NR_TEMP_SENSE &gt; 3, this can cause a REG_CRC_ERR).</p>
R_DIAG	9	rw	<p><b>Masking diagnostics resistor as part of AVM</b></p> <p>0<sub>B</sub> <b>MASKED</b>: Manual AVM diagnostics resistor measurement masked out when AVM_START bit triggered (default)</p> <p>1<sub>B</sub> <b>PERFORMED</b>: Manual AVM diagnostics resistor measurement performed when AVM_START bit triggered</p>
R_DIAG_SEL_0	12:11	rw	<p><b>R_DIAG current source 0</b></p> <p>00<sub>B</sub> <b>I_0</b>: Source ITMP0_0: 320uA (default)</p> <p>01<sub>B</sub> <b>I_1</b>: Source ITMP0_1: 80uA</p> <p>10<sub>B</sub> <b>I_2</b>: Source ITMP0_2: 20uA</p> <p>11<sub>B</sub> <b>I_3</b>: Source ITMP0_3: 5uA</p>
R_DIAG_SEL_1	14:13	rw	<p><b>R_DIAG current source 1</b></p> <p>00<sub>B</sub> <b>I_0</b>: Source ITMP1_0: 320uA (default)</p> <p>01<sub>B</sub> <b>I_1</b>: Source ITMP1_1: 80uA</p> <p>10<sub>B</sub> <b>I_2</b>: Source ITMP1_2: 20uA</p> <p>11<sub>B</sub> <b>I_3</b>: Source ITMP1_3: 5uA</p>
R_DIAG_CUR_SRC	15	rw	<p><b>R_DIAG current source selection</b></p> <p>0<sub>B</sub> <b>SRC_0</b>: Current source 0 (default)</p> <p>1<sub>B</sub> <b>SRC_1</b>: Current source 1</p>

## 4 Registers

### 4.23 Measurement control

<b>MEAS_CTRL</b>	Offset address:	0018 <sub>H</sub>
Measurement control	Reset value:	0021 <sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PCVM_STA_RT</b>	<b>CVM_MODE</b>	<b>BVM_STA_RT</b>		<b>BVM_MODE</b>	<b>AVM_STA_RT</b>	<b>SCV_M_S_TART</b>	<b>PBO_FF</b>								<b>CVM_DEL</b>
rwh	rw	rwh		rw	rwh	rwh	rw								rw

Field	Bits	Type	Description
CVM_DEL	4:0	rw	<b>Wait time before CVM and/or BVM is started when PBOFF=1</b> 00 <sub>H</sub> <b>NO_SETTLING_TIME</b> : No settling time 01 <sub>H</sub> <b>1</b> : tVM_del_LSB (default) 1F <sub>H</sub> <b>31</b> : 31 x tVM_del_LSB
PBOFF	5	rw	<b>Enable PBOFF</b> 0 <sub>B</sub> <b>BAL_CONTINUE</b> : Keep balancing state for PCVM/SCVM/BVM, no CVM_DEL. 1 <sub>B</sub> <b>BAL_INTERRUPT</b> : Switch off balancing before conversion starts (default).
SCVM_START	6	rwh	<b>Start secondary cell voltage measurement</b> Bit cleared if conversion done 0 <sub>B</sub> <b>NO_MEAS</b> : No measurement ongoing (default) 1 <sub>B</sub> <b>TRIG_MEAS</b> : Trigger measurement
AVM_START	7	rwh	<b>Start auxillary voltage measurement</b> Bit cleared if conversion done 0 <sub>B</sub> <b>NO_MEAS</b> : No measurement ongoing (default) 1 <sub>B</sub> <b>TRIG_MEAS</b> : Trigger measurement if BVM_START=0
BVM_MODE	10:8	rw	<b>Block voltage measurement mode</b> 000 <sub>B</sub> <b>10_BIT</b> : 10 bit (default) 001 <sub>B</sub> <b>11_BIT</b> : 11 bit 110 <sub>B</sub> <b>16_BIT</b> : 16 bit 111 <sub>B</sub> <b>LONG</b> : Long-running mode
BVM_START	11	rwh	<b>Start block voltage measurement</b> Bit cleared if conversion done 0 <sub>B</sub> <b>NO_MEAS</b> : No measurement ongoing (default) 1 <sub>B</sub> <b>TRIG_MEAS</b> : Trigger measurement
CVM_MODE	14:12	rw	<b>Cell voltage measurement mode</b> 000 <sub>B</sub> <b>10_BIT</b> : 10 bit (default) 001 <sub>B</sub> <b>11_BIT</b> : 11 bit 110 <sub>B</sub> <b>16_BIT</b> : 16 bit 111 <sub>B</sub> <b>LONG</b> : Long-running mode

(table continues...)

## 4 Registers

(continued)

Field	Bits	Type	Description
PCVM_START	15	rwh	<b>Start primary cell voltage measurement</b> Bit cleared if conversion done $0_B$ <b>NO_MEAS</b> : No measurement ongoing (default) $1_B$ <b>TRIG_MEAS</b> : Trigger measurement

**4 Registers**

**4.24 Primary cell voltage measurement i**

**PCVM\_i (i=0-11)**

Offset address: **0019H+i**

Primary cell voltage measurement i

Reset value: **0000H**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RESULT</b>															

rh

Field	Bits	Type	Description
RESULT	15:0	rh	<b>Result of cell voltage measurement</b> 0000H <b>DEFAULT:</b> Default

**4 Registers**

**4.25 SCVM highest cell voltage**

**SCVM\_HIGH**

Offset address: 0025<sub>H</sub>

SCVM highest cell voltage

Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RESULT</b>										Res	<b>UPD_CNT</b>				
rh										r	rh				

Field	Bits	Type	Description
UPD_CNT	1:0	rh	<b>Update counter</b>
RESULT	15:5	rh	<b>Result of SCVM measurement (highest cell voltage)</b>

**4 Registers**

**4.26 SCVM lowest cell voltage**

**SCVM\_LOW**

Offset address: 0026<sub>H</sub>

SCVM lowest cell voltage

Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RESULT</b>										Res	<b>UPD_CNT</b>				
rh										r	rh				

Field	Bits	Type	Description
UPD_CNT	1:0	rh	<b>Update counter</b>
RESULT	15:5	rh	<b>Result of SCVM measurement (lowest cell voltage)</b>

**4 Registers**

**4.27 Stress correction PCVM**

**STRESS\_PCVM**

Offset address: **0027<sub>H</sub>**

Stress correction PCVM

Reset value: **0000<sub>H</sub>**



Field	Bits	Type	Description
STRESS_CORRECTION	15:0	rh	<b>Stress correction value PCVM</b> 0000 <sub>H</sub> <b>DEFAULT:</b> Default

## 4 Registers

### 4.28 Block voltage measurement

<b>BVM</b>	Offset address:	0028 <sub>H</sub>
Block voltage measurement	Reset value:	0000 <sub>H</sub>




Field	Bits	Type	Description
RESULT	15:0	rh	<b>Result of block voltage measurement</b> 0000 <sub>H</sub> <b>DEFAULT:</b> Default

## 4 Registers

### 4.29 Temp result 0

<b>EXT_TEMP_0</b>	Offset address:	0029 <sub>H</sub>
Temp result 0	Reset value:	0000 <sub>H</sub>




Field	Bits	Type	Description
RESULT	9:0	rh	<b>Result of external temp measurement</b> SD-ADC result of resistance or voltage measurement. 000 <sub>H</sub> <b>DEFAULT:</b> Default
INTC	11:10	rh	<b>Indicates which current source was used</b> Number of current source that was active for latest measurement. 00 <sub>B</sub> <b>I_0:</b> Source ITMPz_0 used (default) 01 <sub>B</sub> <b>I_1:</b> Source ITMPz_1 used 10 <sub>B</sub> <b>I_2:</b> Source ITMPz_2 used 11 <sub>B</sub> <b>I_3:</b> Source ITMPz_3 used
PULLDOWN	12	rh	<b>Indicating pull-down switch state</b> 0 <sub>B</sub> <b>NORMAL_MEAS:</b> Normal measurement done (default) 1 <sub>B</sub> <b>PULL_DOWN:</b> Pull-down for Mux-test was active during conversion.
VALID	13	rocr	<b>Indicating a valid result</b> 0 <sub>B</sub> <b>NO_NEW_RESULT:</b> No new result available (default) 1 <sub>B</sub> <b>NEW_RESULT_STORED:</b> A new result is stored in the register, cleared automatically after readout of the result register.
PD_ERR	14	rocw	<b>Pull-down error</b> Can also be cleared on write '0' to GEN_DIAG.EXT_T_ERR register bit. 0 <sub>B</sub> <b>NO_ERR:</b> No pulldown error 1 <sub>B</sub> <b>ERR:</b> Pulldown error

## 4 Registers

### 4.30 Temp result 1

<b>EXT_TEMP_1</b>	Offset address:	002AH
Temp result 1	Reset value:	0000H




Field	Bits	Type	Description
RESULT	9:0	rh	<b>Result of external temp measurement</b> SD-ADC result of resistance or voltage measurement. 000H <b>DEFAULT:</b> Default
INTC	11:10	rh	<b>Indicates which current source was used</b> Number of current source that was active for latest measurement. 00 <sub>B</sub> <b>I_0:</b> Source ITMPz_0 used (default) 01 <sub>B</sub> <b>I_1:</b> Source ITMPz_1 used 10 <sub>B</sub> <b>I_2:</b> Source ITMPz_2 used 11 <sub>B</sub> <b>I_3:</b> Source ITMPz_3 used
PULLDOWN	12	rh	<b>Indicating pull-down switch state</b> 0 <sub>B</sub> <b>NORMAL_MEAS:</b> Normal measurement done (default) 1 <sub>B</sub> <b>PULL_DOWN:</b> Pull-down for Mux-test was active during conversion.
VALID	13	rocr	<b>Indicating a valid result</b> 0 <sub>B</sub> <b>NO_NEW_RESULT:</b> No new result available (default) 1 <sub>B</sub> <b>NEW_RESULT_STORED:</b> A new result is stored in the register, cleared automatically after readout of the result register.
PD_ERR	14	rocw	<b>Pull-down error</b> Can also be cleared on write '0' to GEN_DIAG.EXT_T_ERR register bit. 0 <sub>B</sub> <b>NO_ERR:</b> No pulldown error 1 <sub>B</sub> <b>ERR:</b> Pulldown error

## 4 Registers

### 4.31 Temp result 2

<b>EXT_TEMP_2</b>	Offset address:	002B <sub>H</sub>
Temp result 2	Reset value:	0000 <sub>H</sub>




Field	Bits	Type	Description
RESULT	9:0	rh	<b>Result of external temp measurement</b> SD-ADC result of resistance or voltage measurement. 000 <sub>H</sub> <b>DEFAULT:</b> Default
INTC	11:10	rh	<b>Indicates which current source was used</b> Number of current source that was active for latest measurement. 00 <sub>B</sub> <b>I_0:</b> Source ITMPz_0 used (default) 01 <sub>B</sub> <b>I_1:</b> Source ITMPz_1 used 10 <sub>B</sub> <b>I_2:</b> Source ITMPz_2 used 11 <sub>B</sub> <b>I_3:</b> Source ITMPz_3 used
PULLDOWN	12	rh	<b>Indicating pull-down switch state</b> 0 <sub>B</sub> <b>NORMAL_MEAS:</b> Normal measurement done (default) 1 <sub>B</sub> <b>PULL_DOWN:</b> Pull-down for Mux-test was active during conversion.
VALID	13	rocr	<b>Indicating a valid result</b> 0 <sub>B</sub> <b>NO_NEW_RESULT:</b> No new result available (default) 1 <sub>B</sub> <b>NEW_RESULT_STORED:</b> A new result is stored in the register, cleared automatically after readout of the result register.
PD_ERR	14	rocw	<b>Pull-down error</b> Can also be cleared on write '0' to GEN_DIAG.EXT_T_ERR register bit. 0 <sub>B</sub> <b>NO_ERR:</b> No pulldown error 1 <sub>B</sub> <b>ERR:</b> Pulldown error

## 4 Registers

### 4.32 Temp result 3

<b>EXT_TEMP_3</b>	Offset address:	002CH
Temp result 3	Reset value:	0000H




Field	Bits	Type	Description
RESULT	9:0	rh	<b>Result of external temp measurement</b> SD-ADC result of resistance or voltage measurement. 000H <b>DEFAULT:</b> Default
INTC	11:10	rh	<b>Indicates which current source was used</b> Number of current source that was active for latest measurement. 00 <sub>B</sub> <b>I_0:</b> Source ITMPz_0 used (default) 01 <sub>B</sub> <b>I_1:</b> Source ITMPz_1 used 10 <sub>B</sub> <b>I_2:</b> Source ITMPz_2 used 11 <sub>B</sub> <b>I_3:</b> Source ITMPz_3 used
PULLDOWN	12	rh	<b>Indicating pull-down switch state</b> 0 <sub>B</sub> <b>NORMAL_MEAS:</b> Normal measurement done (default) 1 <sub>B</sub> <b>PULL_DOWN:</b> Pull-down for Mux-test was active during conversion.
VALID	13	rocr	<b>Indicating a valid result</b> 0 <sub>B</sub> <b>NO_NEW_RESULT:</b> No new result available (default) 1 <sub>B</sub> <b>NEW_RESULT_STORED:</b> A new result is stored in the register, cleared automatically after readout of the result register.
PD_ERR	14	rocw	<b>Pull-down error</b> Can also be cleared on write '0' to GEN_DIAG.EXT_T_ERR register bit. 0 <sub>B</sub> <b>NO_ERR:</b> No pulldown error 1 <sub>B</sub> <b>ERR:</b> Pulldown error

## 4 Registers

### 4.33 Temp result 4

<b>EXT_TEMP_4</b>	Offset address:	002DH
Temp result 4	Reset value:	0000H



Field	Bits	Type	Description
RESULT	9:0	rh	<b>Result of external temp measurement</b> SD-ADC result of resistance or voltage measurement. 000H <b>DEFAULT:</b> Default
INTC	11:10	rh	<b>Indicates which current source was used</b> Number of current source that was active for latest measurement. 00 <sub>B</sub> <b>I_0:</b> Source ITMPz_0 used (default) 01 <sub>B</sub> <b>I_1:</b> Source ITMPz_1 used 10 <sub>B</sub> <b>I_2:</b> Source ITMPz_2 used 11 <sub>B</sub> <b>I_3:</b> Source ITMPz_3 used
PULLDOWN	12	rh	<b>Indicating pull-down switch state</b> 0 <sub>B</sub> <b>NORMAL_MEAS:</b> Normal measurement done (default) 1 <sub>B</sub> <b>PULL_DOWN:</b> Pull-down for Mux-test was active during conversion.
VALID	13	rocr	<b>Indicating a valid result</b> 0 <sub>B</sub> <b>NO_NEW_RESULT:</b> No new result available (default) 1 <sub>B</sub> <b>NEW_RESULT_STORED:</b> A new result is stored in the register, cleared automatically after readout of the result register2.
PD_ERR	14	rocw	<b>Pull-down error</b> Can also be cleared on write '0' to GEN_DIAG.EXT_T_ERR register bit. 0 <sub>B</sub> <b>NO_ERR:</b> No pulldown error 1 <sub>B</sub> <b>ERR:</b> Pulldown error

## 4 Registers

### 4.34 Temp result R diagnose

#### EXT\_TEMP\_R\_DIAG

Offset address: 002FH

Temp result R diagnose

Reset value: 0000H


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Res	VALID	CUR_SRC		INTC										RESULT			
r	rocr	rh		rh										rh			

Field	Bits	Type	Description
RESULT	9:0	rh	<b>Result of diagnostics resistor measurement</b> SD-ADC result of diagnostics resistor measurement. 000H <b>DEFAULT:</b> Default
INTC	11:10	rh	<b>Indicates which current source was used</b> Number of current source that was active for latest measurement. 00 <sub>B</sub> <b>I_0:</b> Source ITMPz_0 used (default) 01 <sub>B</sub> <b>I_1:</b> Source ITMPz_1 used 10 <sub>B</sub> <b>I_2:</b> Source ITMPz_2 used 11 <sub>B</sub> <b>I_3:</b> Source ITMPz_3 used
CUR_SRC	12	rh	<b>Indicates which current source was used</b> 0 <sub>B</sub> <b>SRC_0:</b> Source 0 (default) 1 <sub>B</sub> <b>SRC_1:</b> Source 1
VALID	13	rocr	<b>Indicating a valid result</b> 0 <sub>B</sub> <b>NO_NEW_RESULT:</b> No new result available (default) 1 <sub>B</sub> <b>NEW_RESULT_STORED:</b> A new result is stored in the register, cleared automatically after readout of the result register.

## 4 Registers

### 4.35 Chip temperature

<b>INT_TEMP</b>	Offset address:	0030 <sub>H</sub>
Chip temperature	Reset value:	0000 <sub>H</sub>



Field	Bits	Type	Description
RESULT	9:0	rh	<b>Result of internal temperatur measurement</b> SD-ADC result of internal temperature measurement. 000 <sub>H</sub> <b>DEFAULT:</b> Default
VALID	13	rocr	<b>Indicating a valid result</b> 0 <sub>B</sub> <b>NO_NEW_RESULT:</b> No new result available (default) 1 <sub>B</sub> <b>NEW_RESULT_STORED:</b> A new result is stored in the register, cleared automatically after readout of the result register.

## 4 Registers

### 4.36 Multiread command

#### MULTI\_READ

Multiread command

Offset address: 0031<sub>H</sub>

Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
RES	15:0	rh	<b>Used in combination with MULTI_READ_CFG</b> Reading this register by the host starts the multiple register read routine which got define in the MULTI_READ_CFG register. 0000 <sub>H</sub> <b>DEFAULT:</b> Not defined (default)

## 4 Registers

### 4.37 Multiread configuration

This register must be written with a broadcast write command.

#### MULTI\_READ\_CFG

Offset address: 0032<sub>H</sub>

Multiread configuration

Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>STRESS_P_CVM_SEL</b>	<b>SCV_M_SEL</b>	<b>INT_TEMP_SEL</b>	<b>EXT_TEMP_SEL</b>			<b>EXT_TEMP_SEL</b>	<b>BVM_SEL</b>		<b>PCVM_SEL</b>		
r				rw	rw	rw	rw	rw		rw	rw		rw		rw

Field	Bits	Type	Description
PCVM_SEL	3:0	rw	<b>Selects which PCVM results are part of the multiread</b> No PCVM result for 1101 <sub>B</sub> ...1111 <sub>B</sub> 0 <sub>H</sub> <b>NO_PCVM</b> : No PCVM result (default) 1 <sub>H</sub> <b>RES_CELL_11</b> : Only result for cell 11 2 <sub>H</sub> <b>RES_CELL_11_10</b> : Result of Cell 11-10 3 <sub>H</sub> <b>RES_CELL_11_9</b> : Result of Cell 11-9 C <sub>H</sub> <b>RES_CELL_11_0</b> : Result of Cell 11-0
BVM_SEL	4	rw	<b>Selects if BVM result is part of multiread</b> 0 <sub>B</sub> <b>NO_RESULT</b> : No BVM result (default) 1 <sub>B</sub> <b>RESULT</b> : Result of BVM
EXT_TEMP_SEL	7:5	rw	<b>Selects which TEMP result is part of the multiread</b> 000 <sub>B</sub> <b>NO_TEMP</b> : No TEMP result (default) 001 <sub>B</sub> <b>RES_TMP0</b> : Result of TEMP_0 010 <sub>B</sub> <b>RES_TMP0_1</b> : Result of TEMP_0 & TEMP_1 011 <sub>B</sub> <b>RES_TMP0_2</b> : Result of TEMP_0 & TEMP_1 & TEMP_2 100 <sub>B</sub> <b>RES_TMP0_3</b> : Result of TEMP_0 & TEMP_1 & TEMP_2 & TEMP_3 101 <sub>B</sub> <b>RES_TMP0_4</b> : Result of TEMP_0 & TEMP_1 & TEMP_2 & TEMP_3 & TEMP_4
EXT_TEMP_R_SEL	8	rw	<b>Selects if R_DIAG result is part of the multiread</b> 0 <sub>B</sub> <b>NO_R_DIAG_RES</b> : No R_DIAG result (default) 0 <sub>B</sub> <b>R_DIAG_RES</b> : Result of R_DIAG
INT_TEMP_SEL	9	rw	0 <sub>B</sub> <b>NO_INT_TMP_RES</b> : No INT_TEMP result (default) 1 <sub>B</sub> <b>INT_TMP_RES</b> : Result of INT_TEMP
SCVM_SEL	10	rw	<b>Selects if SCVM results are part of the multiread</b> 0 <sub>B</sub> <b>NO_RESULT</b> : No SCVM result (default) 1 <sub>B</sub> <b>RESULT</b> : Result of SCVM_HIGH and SCVM_LOW
STRESS_PCVM_SEL	11	rw	<b>Selects if PCVM stress correction value is part of the multiread</b> 0 <sub>B</sub> <b>NO_RESULT</b> : No STRESS_PCVM result (default) 1 <sub>B</sub> <b>RESULT</b> : Result of STRESS_PCVM

## 4 Registers

### 4.38 Passive balancing diagnostics OVERCURRENT

**BAL\_DIAG\_OC** Offset address: 0033<sub>H</sub>  
 Passive balancing diagnostics OVERCURRENT Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>OC_1 1</b>	<b>OC_1 0</b>	<b>OC_9</b>	<b>OC_8</b>	<b>OC_7</b>	<b>OC_6</b>	<b>OC_5</b>	<b>OC_4</b>	<b>OC_3</b>	<b>OC_2</b>	<b>OC_1</b>	<b>OC_0</b>

rocw      rocw

Field	Bits	Type	Description
OC_i (i=0-11)	i	rocw	<p><b>Balancing overcurrent in cell i</b>                      Can also be cleared on write '0' to connected GEN_DIAG register bit.</p> <p>0<sub>B</sub> <b>NO_OC</b>: No balancing overcurrent detected in respective cell (default)                      1<sub>B</sub> <b>OC</b>: Balancing overcurrent detected in respective cell. Balancing is deactivated for this cell.</p>

## 4 Registers

### 4.39 Passive balancing diagnostics UNDERCURRENT

**BAL\_DIAG\_UC** Offset address: 0034<sub>H</sub>

Passive balancing diagnostics UNDERCURRENT Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>UC_1 1</b>	<b>UC_1 0</b>	<b>UC_9</b>	<b>UC_8</b>	<b>UC_7</b>	<b>UC_6</b>	<b>UC_5</b>	<b>UC_4</b>	<b>UC_3</b>	<b>UC_2</b>	<b>UC_1</b>	<b>UC_0</b>

rocw      rocw

Field	Bits	Type	Description
UC_i (i=0-11)	i	rocw	<p><b>Balancing undercurrent in cell i</b>            Can also be cleared on write '0' to connected GEN_DIAG register bit.</p> <p>0<sub>B</sub> <b>NO_UC</b>: No balancing undercurrent detected in respective cell (default)            1<sub>B</sub> <b>UC</b>: Balancing undercurrent detected in respective cell. Balancing is deactivated for this cell.</p>

## 4 Registers

### 4.40 Chip temperature 2

#### INT\_TEMP\_2

Offset address: 0035<sub>H</sub>

Chip temperature 2

Reset value: 0000<sub>H</sub>


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	VALID	Res	<b>RESULT</b>												
r	rocr	r											rh		

Field	Bits	Type	Description
RESULT	9:0	rh	<b>Result of internal temperatur 2 measurement</b> SD-ADC result of internal temperature 2 measurement. 000 <sub>H</sub> <b>DEFAULT:</b> Default
VALID	13	rocr	<b>Indicating a valid result</b> 0 <sub>B</sub> <b>NO_NEW_RESULT:</b> No new result available (default) 1 <sub>B</sub> <b>NEW_RESULT_STORED:</b> A new result is stored in the register, cleared automatically after readout of the result register.

## 4 Registers

### 4.41 Configuration

<b>CONFIG</b>	Offset address:	0036 <sub>H</sub>
Configuration	Reset value:	0000 <sub>H</sub>



Field	Bits	Type	Description
NODE_ID	5:0	rwo	<b>Address (ID) of the node, distributed during enumeration</b> NODE_ID = 0 --> iso UART signals are not forwarded NODE_ID = 63 --> reserved for broadcast commands
EN_ALL_ADC	9	rw	<b>Enable all ADCs</b> If this bit is set, PCVM is done for each channel, independent of PART_CONFIG setup. 0 <sub>B</sub> <b>SEL_ADC</b> : Only ADCs enabled which are defined in PART_CONFIG as active cell 1 <sub>B</sub> <b>ALL_ADC</b> : All ADCs enabled
FN	11	rwo	<b>Final Node</b> The final node in stack must have this bit set. If final node does not have FN set, no reply frame on broadcast will be sent. 0 <sub>B</sub> <b>NOT_FN</b> : Not the final node (default) 1 <sub>B</sub> <b>FN</b> : Final node

## 4 Registers

### 4.42 General purpose input / output

<b>GPIO</b>		Offset address:	0037 <sub>H</sub>
General purpose input / output		Reset value:	0000 <sub>H</sub>

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>VIO_UV</b>		<b>Res</b>	<b>DIR_PWM0</b>	<b>OUT_PWM0</b>	<b>PWM_PWM0</b>	<b>IN_PWM0</b>	<b>DIR_PWM1</b>	<b>OUT_PWM1</b>	<b>PWM_PWM1</b>	<b>IN_PWM1</b>	<b>DIR_GPIO1</b>	<b>OUT_GPIO1</b>	<b>IN_GPIO1</b>	<b>DIR_GPIO0</b>	<b>OUT_GPIO0</b>	<b>IN_GPIO0</b>
rocw	r	rw	rw	rw	rh	rw	rw	rw	rw	rh	rw	rw	rh	rw	rw	rh

Field	Bits	Type	Description
IN_GPIO0	0	rh	<b>GPIO 0 input state (ignored if communication over GPIO pins)</b> 0 <sub>B</sub> <b>LOW</b> : Pin reads L (default) Also active for DIR_GPIO0 =1 (reading back driven value). 1 <sub>B</sub> <b>HIGH</b> : Pin reads H
OUT_GPIO0	1	rw	<b>GPIO 0 output setting (ignored if communication over GPIO pins)</b> 0 <sub>B</sub> <b>LOW</b> : Drive L (default) 1 <sub>B</sub> <b>HIGH</b> : Drive H
DIR_GPIO0	2	rw	<b>GPIO 0 direction (ignored if communication over GPIO pins)</b> 0 <sub>B</sub> <b>INPUT</b> : Input (output stage = HiZ) (default) 1 <sub>B</sub> <b>OUTPUT</b> : Output (output stage enabled)
IN_GPIO1	3	rh	<b>GPIO 1 input state (ignored if communication over GPIO pins)</b> 0 <sub>B</sub> <b>LOW</b> : Pin reads L (default) Also active for DIR_GPIO1 =1 (reading back driven value). 1 <sub>B</sub> <b>HIGH</b> : Pin reads H
OUT_GPIO1	4	rw	<b>GPIO 1 output setting (ignored if communication over GPIO pins)</b> 0 <sub>B</sub> <b>LOW</b> : Drive L (default) 1 <sub>B</sub> <b>HIGH</b> : Drive H
DIR_GPIO1	5	rw	<b>GPIO 1 direction (ignored if communication over GPIO pins)</b> 0 <sub>B</sub> <b>INPUT</b> : Input (output stage = HiZ) (default) 1 <sub>B</sub> <b>OUTPUT</b> : Output (output stage enabled)
IN_PWM1	6	rh	<b>PWM 1 input state</b> 0 <sub>B</sub> <b>LOW</b> : Pin reads L (default) Also active for DIR_PWM1 =1 (reading back driven value). 1 <sub>B</sub> <b>HIGH</b> : Pin reads H
PWM_PWM1	7	rw	<b>PWM 1 enable PWM function</b> 0 <sub>B</sub> <b>DISABLE</b> : No PWM function (default) 1 <sub>B</sub> <b>ENABLE</b> : If DIR_PWM1 = 1, then PWM output regarding PWM_GPIO register and OUT_PWM1 is ignored. If DIR_PWM1 = 0, GPIO input and no PWM function.

(table continues...)

## 4 Registers

(continued)

Field	Bits	Type	Description
OUT_PWM1	8	rw	<b>PWM 1 output setting</b> 0 <sub>B</sub> <b>LOW</b> : Drive L (default) 1 <sub>B</sub> <b>HIGH</b> : Drive H
DIR_PWM1	9	rw	<b>PWM 1 direction</b> 0 <sub>B</sub> <b>INPUT</b> : Input (output stage = HiZ) (default) 1 <sub>B</sub> <b>OUTPUT</b> : Output (output stage enabled)
IN_PWM0	10	rh	<b>PWM 0 input state</b> 0 <sub>B</sub> <b>LOW</b> : Pin reads L (default) Also active for DIR_PWM0 =1 (reading back driven value). 1 <sub>B</sub> <b>HIGH</b> : Pin reads H
PWM_PWM0	11	rw	<b>PWM 0 enable PWM function</b> 0 <sub>B</sub> <b>DISABLE</b> : No PWM function (default) 1 <sub>B</sub> <b>ENABLE</b> : If DIR_PWM0= 1, then PWM output regarding PWM_GPIO register and OUT_PWM0 is ignored. If DIR_PWM0= 0, GPIO input and no PWM function.
OUT_PWM0	12	rw	<b>PWM 0 Output Setting</b> 0 <sub>B</sub> <b>LOW</b> : Drive L (default) 1 <sub>B</sub> <b>HIGH</b> : Drive H
DIR_PWM0	13	rw	<b>PWM 0 direction</b> 0 <sub>B</sub> <b>INPUT</b> : Input (output stage = HiZ) (default) 1 <sub>B</sub> <b>OUTPUT</b> : Output (output stage enabled)
VIO_UV	15	rocw	<b>VIO undervoltage error</b> 0 <sub>B</sub> <b>NO_ERR</b> : No VIO undervoltage error (default) 1 <sub>B</sub> <b>ERR</b> : VIO undervoltage error occurred

## 4 Registers

### 4.43 PWM settings

<b>GPIO_PWM</b>	Offset address:	0038 <sub>H</sub>
PWM settings	Reset value:	0000 <sub>H</sub>


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Res</b>				<b>PWM_PERIOD</b>				<b>Res</b>				<b>PWM_DUTY_CYCLE</b>			
r				rw				r				rw			

Field	Bits	Type	Description
PWM_DUTY_CYCLE	4:0	rw	<b>PWM duty cycle</b> 0 - 100% 00 <sub>H</sub> <b>OFF</b> : No PWM (default) 01 <sub>H</sub> <b>3_5</b> : 3.57% 02 <sub>H</sub> <b>7_1</b> : 7.14% 1C <sub>H</sub> <b>100</b> : 100% 1F <sub>H</sub> <b>100_-</b> : 100%
PWM_PERIOD	12:8	rw	<b>PWM period time setting</b> 2μs - 62μs 00 <sub>H</sub> <b>OFF</b> : No PWM (default) 01 <sub>H</sub> <b>2us</b> : 2μs 02 <sub>H</sub> <b>4us</b> : 4 μs 1F <sub>H</sub> <b>62us</b> : 62μs

## 4 Registers

### 4.44 IC version and manufacturing ID

<b>ICVID</b>	Offset address:	0039 <sub>H</sub>
IC version and manufacturing ID	Reset value:	C140 <sub>H</sub>




Field	Bits	Type	Description
VERSION_ID	7:0	rh	<b>Version ID</b> Read only version ID. 40 <sub>H</sub> <b>DEFAULT:</b> Default
MANUFACTURER_ID	15:8	rh	<b>Manufacturer ID</b> Read only manufacture ID. C1 <sub>H</sub> <b>DEFAULT:</b> Default

---

## 4 Registers

### 4.45 Mailbox register

**MAILBOX** Offset address: 003AH  
Mailbox register Reset value: 0000H



Field	Bits	Type	Description
DATA	15:0	rw	<b>Data storage register</b> 2 data byte data storage

---

**4 Registers**


**4.46 Customer ID 0**

**CUSTOMER\_ID\_0**

Offset address: **003B<sub>H</sub>**

Customer ID 0

Reset value: **0000<sub>H</sub>**



Field	Bits	Type	Description
DATA	15:0	rh	<b>Unique ID part 1</b>

---

**4 Registers**


**4.47 Customer ID 1**

**CUSTOMER\_ID\_1**

Customer ID 1

Offset address: 003C<sub>H</sub>

Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
DATA	15:0	rh	<b>Unique ID part 2</b>

## 4 Registers


### 4.48 Watchdog counter

#### WDOG\_CNT

Watchdog counter

Offset address: 003DH

Reset value: 007FH



Field	Bits	Type	Description
WD_CNT	6:0	rwh	<b>Watchdog counter</b> $00_H$ <b>SLEEP</b> : Device goes to sleep $01_H$ <b>1</b> : $t_{WD\_LSB}$ ( $EXT\_WD = 0$ ) / $t_{WD\_EXT\_LSB}$ ( $EXT\_WD = 1$ ) $7F_H$ <b>127</b> : $t_{WD\_LSB} * 127$ ( $EXT\_WD = 0$ ) / $t_{WD\_EXT\_LSB} * 127$ ( $EXT\_WD = 1$ ) (default)
MAIN_CNT	15:7	rh	<b>Main counter</b> Used to enable host controller to measure the main oscillator frequency. LSB = $t_{Count\_LSB}$ . Reset by write access to WD_CNT if RR_SYNC=1. $000_H$ <b>DEFAULT</b> : Default

## 4 Registers

### 4.49 SCVM configuration

**SCVM\_CONFIG** Offset address: 003EH  
 SCVM configuration Reset value: 0FFFH

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<b>EN_S CVM 11</b>	<b>EN_S CVM 10</b>	<b>EN_S CVM 9</b>	<b>EN_S CVM 8</b>	<b>EN_S CVM 7</b>	<b>EN_S CVM 6</b>	<b>EN_S CVM 5</b>	<b>EN_S CVM 4</b>	<b>EN_S CVM 3</b>	<b>EN_S CVM 2</b>	<b>EN_S CVM 1</b>	<b>EN_S CVM 0</b>

rw rw

Field	Bits	Type	Description
EN_SCVMi (i=0-11)	i	rw	<b>Enable SCVM for cell i</b>  $0_B$ <b>DIS</b> : SCVM disabled $1_B$ <b>EN</b> : SCVM enabled (default)

**4 Registers**

**4.50 Stress correction AUX**

**STRESS\_AUX**

Stress correction AUX

Offset address: 003FH

Reset value: 0000H




Field	Bits	Type	Description
STRESS_CORRECTION	15:0	rh	<b>Stress correction value PCVM</b> 0000H <b>DEFAULT:</b> Default

## 4 Registers

### 4.51 Balancing PWM

**BAL\_PWM** Offset address: 005B<sub>H</sub>  
Balancing PWM Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
BAL_PWM	2:0	rw	<b>PWM balancing, starts with off-phase</b> 000 <sub>B</sub> <b>VAL_0</b> : 100% duty cycle (function disabled) 001 <sub>B</sub> <b>VAL_1</b> : 87,5% duty cycle 111 <sub>B</sub> <b>VAL_7</b> : 12,5% duty cycle

## 4 Registers

### 4.52 Balancing counter register 0

**BAL\_CNT\_0** Offset address: 005C<sub>H</sub>  
 Balancing counter register 0 Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	<b>BAL_CNT_2</b>				<b>BAL_CNT_1</b>				<b>BAL_CNT_0</b>						
	r				rw				rw				rw		

Field	Bits	Type	Description
BAL_CNT_0	4:0	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01 <sub>H</sub> <b>VAL_1</b> : 7.5 min 1F <sub>H</sub> <b>VAL_31</b> : 3.87 h
BAL_CNT_1	9:5	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01 <sub>H</sub> <b>VAL_1</b> : 7.5 min 1F <sub>H</sub> <b>VAL_31</b> : 3.87 h
BAL_CNT_2	14:10	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01 <sub>H</sub> <b>VAL_1</b> : 7.5 min 1F <sub>H</sub> <b>VAL_31</b> : 3.87 h

## 4 Registers

### 4.53 Balancing counter register 1

#### BAL\_CNT\_1

Offset address: 005DH

Balancing counter register 1

Reset value: 0000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	BAL_CNT_5				BAL_CNT_4				BAL_CNT_3						
r	rw				rw				rw						

Field	Bits	Type	Description
BAL_CNT_3	4:0	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01 <sub>H</sub> <b>VAL_1</b> : 7.5 min 1F <sub>H</sub> <b>VAL_31</b> : 3.87 h
BAL_CNT_4	9:5	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01 <sub>H</sub> <b>VAL_1</b> : 7.5 min 1F <sub>H</sub> <b>VAL_31</b> : 3.87 h
BAL_CNT_5	14:10	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01 <sub>H</sub> <b>VAL_1</b> : 7.5 min 1F <sub>H</sub> <b>VAL_31</b> : 3.87 h

## 4 Registers

### 4.54 Balancing counter register 2

#### BAL\_CNT\_2

Offset address: 005E<sub>H</sub>

Balancing counter register 2

Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	BAL_CNT_8				BAL_CNT_7				BAL_CNT_6						
	r				rw				rw				rw		

Field	Bits	Type	Description
BAL_CNT_6	4:0	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01 <sub>H</sub> <b>VAL_1</b> : 7.5 min 1F <sub>H</sub> <b>VAL_31</b> : 3.87 h
BAL_CNT_7	9:5	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01 <sub>H</sub> <b>VAL_1</b> : 7.5 min 1F <sub>H</sub> <b>VAL_31</b> : 3.87 h
BAL_CNT_8	14:10	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01 <sub>H</sub> <b>VAL_1</b> : 7.5 min 1F <sub>H</sub> <b>VAL_31</b> : 3.87 h

## 4 Registers

### 4.55 Balancing counter register 3

#### BAL\_CNT\_3

Offset address: 005FH

Balancing counter register 3

Reset value: 0000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	<b>BAL_CNT_11</b>				<b>BAL_CNT_10</b>				<b>BAL_CNT_9</b>						
	r				rw				rw				rw		

Field	Bits	Type	Description
BAL_CNT_9	4:0	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01H <b>VAL_1</b> : 7.5 min 1FH <b>VAL_31</b> : 3.87 h
BAL_CNT_10	9:5	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01H <b>VAL_1</b> : 7.5 min 1FH <b>VAL_31</b> : 3.87 h
BAL_CNT_11	14:10	rw	<b>Balancing counter to switch off balancing after a certain time, counter is (re-)started by a write access to WDOG_CNT when EXT_WD=1.</b>  01H <b>VAL_1</b> : 7.5 min 1FH <b>VAL_31</b> : 3.87 h

---

**Revision history**

## **Revision history**

---

<b>Revision</b>	<b>Date</b>	<b>Changes</b>
1.0	2022-01-24	Initial release

## **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2022-01-24**

**Published by**

**Infineon Technologies AG  
81726 Munich, Germany**

**© 2022 Infineon Technologies AG  
All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference  
IFX-Z8F80064984**

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.