

# ESD7561

## Ultra-Low Capacitance ESD Protection

### Micro-Packaged Diodes for ESD Protection

The ESD7561 is designed to protect voltage sensitive components that require ultra-low capacitance from ESD and transient voltage events. It has industry leading capacitance linearity over voltage making it ideal for RF applications. This capacitance linearity combined with the extremely small package and low insertion loss makes this part well suited for use in antenna line applications for wireless handsets and terminals.

#### Features

- Industry Leading Capacitance Linearity Over Voltage
- Ultra-Low Capacitance: 0.3 pF Typ
- Insertion Loss: 0.05 dB at 1 GHz; 0.21 dB at 3 GHz
- Low Leakage: < 1 nA
- Protection for the following IEC Standards:
  - ♦ IEC61000-4-2 (ESD): Level 4  $\pm 18$  kV Contact
  - ♦ IEC61000-4-4 (EFT): 40 A -5/50 ns
  - ♦ IEC61000-4-5 (Lightning): 1 A (8/20  $\mu$ s)
- ISO 10605 (ESD) 330 pF/2 k $\Omega$   $\pm 23$  kV Contact
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### Typical Applications

- RF Signal ESD Protection
- RF Switching, PA, and Antenna ESD Protection
- Near Field Communications
- USB 2.0, USB 3.0

#### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

| Rating                                                      | Symbol          | Value       | Unit                      |
|-------------------------------------------------------------|-----------------|-------------|---------------------------|
| IEC 61000-4-2 (ESD) (Note 1)                                |                 | $\pm 18$    | kV                        |
| Total Power Dissipation (Note 2) @ $T_A = 25^\circ\text{C}$ | $P_D$           | 300         | mW                        |
| Thermal Resistance, Junction-to-Ambient                     | $R_{\theta JA}$ | 400         | $^\circ\text{C}/\text{W}$ |
| Junction and Storage Temperature Range                      | $T_J, T_{stg}$  | -55 to +150 | $^\circ\text{C}$          |
| Lead Solder Temperature – Maximum (10 Second Duration)      | $T_L$           | 260         | $^\circ\text{C}$          |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Non-repetitive current pulse at  $T_A = 25^\circ\text{C}$ , per IEC61000-4-2 waveform.
2. Mounted with recommended minimum pad size, DC board FR-4



ON Semiconductor®


[www.onsemi.com](http://www.onsemi.com)



#### MARKING DIAGRAM



X2DFN2  
CASE 714AB



V = Specific Device Code  
M = Date Code

#### ORDERING INFORMATION


| Device       | Package          | Shipping†          |
|--------------|------------------|--------------------|
| ESD7561N2T5G | X2DFN2 (Pb-Free) | 8000 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

**ELECTRICAL CHARACTERISTICS**(T<sub>A</sub> = 25°C unless otherwise noted)

| Symbol           | Parameter                                          |
|------------------|----------------------------------------------------|
| I <sub>PP</sub>  | Maximum Reverse Peak Pulse Current                 |
| V <sub>C</sub>   | Clamping Voltage @ I <sub>PP</sub>                 |
| V <sub>RWM</sub> | Working Peak Reverse Voltage                       |
| I <sub>R</sub>   | Maximum Reverse Leakage Current @ V <sub>RWM</sub> |
| V <sub>BR</sub>  | Breakdown Voltage @ I <sub>T</sub>                 |
| I <sub>T</sub>   | Test Current                                       |

\*See Application Note AND8308/D for detailed explanations of datasheet parameters.

**ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)



| Parameter               | Symbol           | Condition                                                          | Min  | Typ          | Max          | Unit |
|-------------------------|------------------|--------------------------------------------------------------------|------|--------------|--------------|------|
| Reverse Working Voltage | V <sub>RWM</sub> |                                                                    |      |              | 16           | V    |
| Breakdown Voltage       | V <sub>BR</sub>  | I <sub>T</sub> = 1 mA (Note 3)                                     | 16.5 |              |              | V    |
| Reverse Leakage Current | I <sub>R</sub>   | V <sub>RWM</sub> = 5 V                                             |      | <1           | 100          | nA   |
| Clamping Voltage TLP    | V <sub>C</sub>   | I <sub>PP</sub> = 8 A (Note 4)                                     |      | 35           |              | V    |
| Clamping Voltage TLP    | V <sub>C</sub>   | I <sub>PP</sub> = 16 A (Note 4)                                    |      | 39           |              | V    |
| Junction Capacitance    | C <sub>J</sub>   | V <sub>R</sub> = 0 V, f = 1 MHz<br>V <sub>R</sub> = 0 V, f = 1 GHz |      | 0.3<br>0.3   | 0.55<br>0.55 | pF   |
| Dynamic Resistance      | R <sub>DYN</sub> | TLP Pulse                                                          |      | 1.05         |              | Ω    |
| Insertion Loss          |                  | f = 1 GHz<br>f = 3 GHz                                             |      | 0.05<br>0.21 |              | dB   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Breakdown voltage is tested from pin 1 to 2 and pin 2 to 1.


4. ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model.

TLP conditions: Z<sub>0</sub> = 50 Ω, t<sub>p</sub> = 100 ns, t<sub>r</sub> = 4 ns, averaging window; t<sub>1</sub> = 30 ns to t<sub>2</sub> = 60 ns.


**Figure 1. Typical IV Characteristics****Figure 2. Typical CV Characteristics**

# ESD7561

## TYPICAL CHARACTERISTICS



**Figure 3. Typical Insertion Loss  
ESD7561N2T5G (SOD882)**



**Figure 4. Typical Capacitance over Frequency  
ESD7561N2T5G (SOD882)**

IEC 61000-4-2 Spec.

| Level | Test Voltage (kV) | First Peak Current (A) | Current at 30 ns (A) | Current at 60 ns (A) |
|-------|-------------------|------------------------|----------------------|----------------------|
| 1     | 2                 | 7.5                    | 4                    | 2                    |
| 2     | 4                 | 15                     | 8                    | 4                    |
| 3     | 6                 | 22.5                   | 12                   | 6                    |
| 4     | 8                 | 30                     | 16                   | 8                    |




Figure 5. IEC61000-4-2 Spec




Figure 6. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

**ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 7. Positive TLP I-V Curve




Figure 8. Negative TLP I-V Curve

NOTE: TLP parameter:  $Z_0 = 50 \Omega$ ,  $t_p = 100$  ns,  $t_r = 300$  ps, averaging window:  $t_1 = 30$  ns to  $t_2 = 60$  ns.  $V_{IEC}$  is the equivalent voltage stress level calculated at the secondary peak of the IEC 61000-4-2 waveform at  $t = 30$  ns with 2 A/kV. See TLP description below for more information.

### Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I-V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 9. TLP I-V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 10 where an 8 kV IEC 61000-4-2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I-V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 9. Simplified Schematic of a Typical TLP System








Figure 10. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms



**X2DFN2 1.00x0.60x0.37, 0.65P**  
CASE 714AB  
ISSUE C


DATE 21 FEB 2024



NOTES:

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
2. ALL DIMENSION ARE IN MILLIMETERS.
3. EXPOSED COPPER ALLOWED AS SHOW.


| DIM | MILLIMETERS |      |       |
|-----|-------------|------|-------|
|     | MIN.        | NOM. | MAX.  |
| A   | 0.34        | 0.37 | 0.40  |
| A1  | ---         | 0.03 | 0.050 |
| b   | 0.20        | 0.25 | 0.30  |
| D   | 0.95        | 1.00 | 1.05  |
| E   | 0.55        | 0.60 | 0.65  |
| e   | 0.65 BSC    |      |       |
| L   | 0.45        | 0.50 | 0.55  |



RECOMMENDED MOUNTING FOOTPRINT\*

\* FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERM/D.

**GENERIC  
MARKING DIAGRAM\***



XX = Specific Device Code  
M = Date Code

\*This information is generic. Please refer to device data sheet for actual part marking.  
Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

|                         |                                     |                                                                                                                                                                                     |
|-------------------------|-------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>DOCUMENT NUMBER:</b> | <b>98AON98172F</b>                  | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>X2DFN2 1.00x0.60x0.37, 0.65P</b> | <b>PAGE 1 OF 1</b>                                                                                                                                                                  |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)