

MOSFET – Power, N-Channel

100 V, 1.6 m Ω

NVCR4LS1D6N10MCA

Features

- Typical $R_{DS(on)} = 1.25 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$
- Typical $Q_{g(tot)} = 115 \text{ nC}$ at $V_{GS} = 10 \text{ V}$
- AEC-Q101 Qualified
- RoHS Compliant

DIMENSION (µm)

Die Size	6800 × 4150
Die Size (Sawn)	$6780 \pm 15 \times 4130 \pm 15$
Source Attach Area	(6228 × 1873.1) × 2
Gate Attach Area	330 × 600
Die Thickness	101.6 ±19.1

Gate and Source: AlSiCu

Drain: Ti-NiV-Ag (back side of die)

Passivation: Polyimide Wafer Diameter: 8 inch Wafer Sawn on UV Tape Bad Dice Identified in Inking Gross Die Counts: 862

The Chip is 100% Probed to Meet the Conditions and Limits Specified at T_J = 25°C.

ORDERING INFORMATION

Device	Package	
NVCR4LS1D6N10MCA	Wafer	
	Sawn on Foil	

RECOMMENDED STORAGE CONDITIONS

Temperature	22 to 28°C
RH	40 to 66%

Symbol	Parameter	Condition	Min	Тур	Max	Unit
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	100	_	_	V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 100 V, V _{GS} = 0 V	_	_	10	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	_	-	±100	nA
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 698 \mu A$	2.0	ı	4.0	V
*R _{DS(on)}	Bare Die Drain to Source On Resistance	I _D = 40 A, V _{GS} = 10 V	_	1.25	1.6	mΩ
*V _{SD}	Source to Drain Diode Voltage	I _{SD} = 40 A, V _{GS} = 0 V	_	-	1.3	V
E _{AS}	Single Pulse Drain-to-Source Avalanche Energy	L = 1.0 mH, I _{AS} = 39 A	760	-	-	mJ

^{*}Accurate $R_{DS(on)}$, V_{SD} test at die level is not feasible as limited by the test contact precision attainable in a die form. The max $R_{DS(on)}$, V_{SD} specification is defined from the historical performance of the die in package but is not guaranteed by test in production. The die $R_{DS(on)}$ performance depends on the Source wire/ribbon bonding layout.

1

MOSFET MAXIMUM RATINGS in Reference to the NVBLS1D7N10MC electrical data in TOLL

(T_J = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V _{DSS}	Drain to Source Voltage	100	V
V_{GS}	Gate to Source Voltage	±20	V
I _D	Continuous Drain Current $R_{\theta JC}$ (V_{GS} = 10) (Note 1) T_{C} = 25°C T_{C} = 100°C	265 187	A
E _{AS}	Single Pulse Avalanche Energy (Note 2)	760	mJ
P _D	Power Dissipation R _{0JC}	303	W
	Derate Above 25°C	2.02	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to +175	°C
$R_{ heta JC}$	Thermal Resistance, Junction to Case	0.49	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance, Junction to Ambient (Note 3)	33	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Current is limited by silicon.
- 2. Starting $T_J = 25^{\circ}C$, L = 1.0 mH, $I_{AS} = 39$ A, $V_{DD} = 100$ V during inductor charging and $V_{DD} = 0$ V during time in avalanche. 3. $R_{\theta JA}$ is the sum of the junction–to–case and case–to–ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 650 mm² pad of 2oz copper.

ELECTRICAL CHARACTERISTICS in Reference to the NVBLS1D7N10MC electrical data in TOLL

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
OFF CHARACTERISTICS						
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	100	-	-	V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 100 V, V _{GS} = 0 V	-	-	10	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V	-	_	±100	nA
ON CHARACT	ERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 698 \mu A$	2.0	-	4.0	V
R _{DS(on)}	Drain to Source on Resistance	$I_D = 80 \text{ A}, V_{GS} = 10 \text{ V}$	-	1.5	1.8	mΩ
	ARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	9200	-	pF
C _{oss}	Output Capacitance		-	4600	-	pF
C _{rss}	Reverse Transfer Capacitance		-	79	-	pF
$Q_{g(ToT)}$	Total Gate Charge	$V_{GS} = 10 \text{ V}, V_{DS} = 50 \text{ V}, I_D = 80 \text{ A}$	-	115	-	nC
$Q_{g(th)}$	Threshold Gate Charge		-	24	-	nC
Q_{gs}	Gate to Source Gate Charge		-	47	-	nC
Q_{qd}	Gate to Drain "Miller" Charge		-	16	-	nC
SWITCHING C	HARACTERISTICS					
t _{d(on)}	Turn-On Delay	V_{DS} = 50 V, I_{D} = 80 A, V_{G} = 10 V, R_{G} = 6 Ω	-	48	-	ns
t _r	Rise Time		-	38	-	ns
t _{d(off)}	Turn-Off Delay		-	76	-	ns
t _f	Fall Time		-	31	-	ns
DRAIN-SOUR	CE DIODE CHARACTERISTIC					
V_{SD}	Source to Drain Diode Voltage	I _{SD} = 80 A, V _{GS} = 0 V	-	-	1.3	V
t _{rr}	Reverse Recovery Time	I _F = 62 A, dI _{SD} /dt = 100 A/μs	-	98	-	ns
Q _{rr}	Reverse Recovery Charge		-	160	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS





Figure 1. On-Region Characteristics



V_{GS}, GATE-TO-SOURCE VOLTAGE (V) Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Transient Thermal Impedance

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales