

# MOSFET – Power, N-Channel, Logic Level, DPAK

### 18 A, 60 V

# NTD18N06L, NTDV18N06L

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

#### **Features**

- AEC Q101 Qualified NTDV18N06L
- These Devices are Pb-Free and are RoHS Compliant

#### **Typical Applications**

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 10 MΩ)	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage			Vdc
<ul><li>Continuous</li></ul>	$V_{GS}$	±15	
<ul><li>Non–repetitive (t<sub>p</sub> ≤ 10 ms)</li></ul>	$V_{GS}$	±20	
Drain Current			
– Continuous @ T <sub>A</sub> = 25°C	$I_{D}$	18	Adc
<ul><li>Continuous @ T<sub>A</sub> = 100°C</li></ul>	$I_{D}$	10	
– Single Pulse (t <sub>p</sub> ≤10 μs)	$I_{DM}$	54	Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C	$P_{D}$	55	W
Derate above 25°C		0.36	W/°C
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 2)		2.1	W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to	°C
		+175	
Single Pulse Drain-to-Source Avalanche	E <sub>AS</sub>	72	mJ
Energy – Starting T <sub>J</sub> = 25°C			
$(V_{DD} = 50 \text{ Vdc}, V_{GS} = 5.0 \text{ Vdc},$			
$L = 1.0 \text{ mH}, I_L(pk) = 12 \text{ A}, V_{DS} = 60 \text{ Vdc})$			
Thermal Resistance			°C/W
<ul><li>Junction-to-Case</li></ul>	$R_{\theta JC}$	2.73	
<ul><li>Junction-to-Ambient (Note 1)</li></ul>	$R_{\theta JA}$	100	
<ul><li>Junction-to-Ambient (Note 2)</li></ul>	$R_{\theta JA}$	71.4	
Maximum Lead Temperature for Soldering	$T_L$	260	°C
Purposes, 1/8" from case for 10 seconds			

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- When surface mounted to an FR-4 board using the minimum recommended pad size.
- 2. When surface mounted to an FR-4 board using the 0.5 sq in drain pad size.


1

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX
60 V	54 mΩ@5.0 V	18 A (Note 1)





# MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location\*

18N6L = Device Code

Y = Year

WW = Work Week

G = Pb-Free Device

\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet..

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 2.

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

	Characteristic			Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta	V <sub>(BR)DSS</sub>				Vdc	
$(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$			60	70	-	
Temperature Coefficient (Positive)			-	57.6	_	mV/°C
Zero Gate Voltage Drain Current		I <sub>DSS</sub>				μ <b>Adc</b>
$(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	45000)		_	_	1.0	
(V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub>			_	-	10	<u> </u>
Gate-Body Leakage Current (V <sub>GS</sub>	$_{\rm S} = \pm 15  \text{Vdc},  \text{V}_{\text{DS}} = 0  \text{Vdc}$	$I_{GSS}$	_	_	±100	nAdc
ON CHARACTERISTICS (Note 3)					_	
Gate Threshold Voltage (Note 3)		V <sub>GS(th)</sub>				Vdc
$(V_{DS} = V_{GS}, I_{D} = 250 \mu\text{Adc})$			1.0	1.8	2.0	
Threshold Temperature Coefficien			-	5.2	-	mV/°C
Static Drain-to-Source On-Resis	tance (Note 3)	R <sub>DS(on)</sub>				mΩ
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 9.0 \text{ Adc})$			_	54	65	
Static Drain-to-Source On-Resis	tance (Note 3)	$V_{DS(on)}$				Vdc
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 18 \text{ Adc})$	45000)		_	1.0	1.3	
(V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 9.0 Adc, T <sub>c</sub>		_	0.86	_		
Forward Transconductance (Note	9FS	_	13.5	_	mhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance	0. 05.\\da \\ 0.\\da	C <sub>iss</sub>	-	482	675	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C <sub>oss</sub>	-	166	230	
Transfer Capacitance	1 – 1.0 WH 12)	C <sub>rss</sub>	-	56	80	
SWITCHING CHARACTERISTICS	(Note 4)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	9.9	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 18 \text{ Adc},$	t <sub>r</sub>	-	79	160	
Turn-Off Delay Time	$V_{GS} = 5.0 \text{ Vdc},$	t <sub>d(off)</sub>	-	19	40	1
Fall Time	$R_G = 9.1 \Omega$ (Note 3)	t <sub>f</sub>	-	38	80	1
Gate Charge		$Q_{T}$	-	11	22	nC
-	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 18 \text{ Adc},$	Q <sub>1</sub>	-	3.2	-	1
	V <sub>GS</sub> = 5.0 Vdc) (Note 3)		-	6.5	-	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS	_	•		•	
Forward On-Voltage	(I <sub>S</sub> = 18 Adc, V <sub>GS</sub> = 0 Vdc) (Note 3)	$V_{SD}$	_	0.94	1.15	Vdc
· · · · · · · · · · · · · · · ·	$(I_S = 18 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	- 30	_	0.83	-	
Reverse Recovery Time	, , , , , , , , , , , , , , , , , , , ,	t <sub>rr</sub>	_	41	_	ns
	$(I_S = 18 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s}) \text{ (Note 3)}$	t <sub>a</sub>	_	26	_	1
·		• • • • • • • • • • • • • • • • • • • •	1			
	$dI_S/dt = 100 A/\mu s)$ (Note 3)	t <sub>b</sub>	_	15	-	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD18N06LT4G	DPAK (Pb-Free)	2500 / Tape & Reel

#### **DISCONTINUED** (Note 5)

NTDV18N06LT4G	DPAK (Pb-Free)	2500 / Tape & Reel
STD18N06LT4G-VF01	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>3.</sup> Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%

<sup>4.</sup> Switching characteristics are independent of operating junction temperatures.

<sup>5.</sup> **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on <a href="https://www.onsemi.com">www.onsemi.com</a>.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

#### **POWER MOSFET SWITCHING**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current  $(I_{G(AV)})$  can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$  Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 x R_G/(V_{GG} - V_{GSP})$$
  
$$t_f = Q_2 x R_G/V_{GSP}$$

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$  $R_G$  = the gate drive resistance

and Q<sub>2</sub> and V<sub>GSP</sub> are read from the gate charge curve.


During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} In \left[ V_{GG} / (V_{GG} - V_{GSP}) \right]$$
  
$$t_{d(off)} = R_G C_{iss} In \left( V_{GG} / V_{GSP} \right)$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T<sub>C</sub>) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_p t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_C$ )/( $R_{\theta JC}$ ).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

#### SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

## **DPAK (SINGLE GAUGE)**

CASE 369C ISSUE G

**DATE 31 MAY 2023** 







- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
  GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE DUTERMOST EXTREMES OF THE PLASTIC BODY.

  DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- OPTIONAL MOLD FEATURE.

DIM	INC	HES	MILLIM	ETERS
MIM	MIN.	MAX.	MIN.	MAX.
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
ھ	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
Ū	0.018	0.024	0.46	0.61
5	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
Η	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.020	BSC	0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040	-	1.01
Z	0.155		3.93	







BOTTOM VIEW

BOTTOM VIEW


ALTERNATE CONSTRUCTIONS





CW ROTATED 90°

#### **GENERIC MARKING DIAGRAM\***



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

RECOMMENDED MOUNTING FOOTPRINT\* \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE
<ol><li>COLLECTOR</li></ol>	2. DRAIN	<ol><li>CATHODE</li></ol>	2. ANODE	2. ANODE
<ol><li>EMITTER</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>ANODE</li></ol>	3. GATE	<ol><li>CATHODE</li></ol>
<ol><li>COLLECTOR</li></ol>	<ol><li>DRAIN</li></ol>	<ol><li>CATHODE</li></ol>	4. ANODE	<ol><li>ANODE</li></ol>

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE 3 FMITTER 3 RESISTOR ADJUST 3 GATE 4. COLLECTOR 4. CATHODE 4. ANODE 4. CATHODE

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales